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Abstract 
In airborne applications, the size and weight of equipment are critical parameters. 
The power supply for an airborne radar needs to have a high output power density 
while operating with a high efficiency. Conventional Travelling Wave Tube (TWT) 
radars require a high voltage power supply for operation and is prone to arcing. 
As the radar is a crucial piece of equipment, its power supply must be designed to 
withstand such operation. 
The Phase Shifted Pulse Width Modulation Zero Voltage Switching Full Bridge Con-
verter has been the subject of many papers due to its ability to provide high output 
powers with high efficiency. As the output inductive / capacitive filters used by the 
present low voltage, high current, phase shifted converters are unsuitable for high 
output voltage applications, it is replaced with a capacitive filter, altering the basic 
operation of the converter. 
In this thesis the theory and design implementation of the Phase Shifted Bridge with 
Capacitive Filter (PSBCF) is described. Two auxiliary circuits developed for the con-
ventional phase shifted bridge are analysed and implemented in the new PSBCE De-
tailed cycle-by-cycle transient simulations on PSPICE are used to study the converters' 
behaviour and these are verified with experimental results. An averaged model of the 
PSBCF running in PSPICE is described and verified using the cycle-by-cycle transient 
simulations. 
Finally, the features and limitations of the PSBCF converter and the use of the auxil-
iary circuits are discussed and evaluated against each other and against the currently 
used airborne TWT radar power converter to demonstrate that this technology is a 
viable replacement. 
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1.1 Thesis Background 
The total estimated market for switched mode power supplies (SMPS) is considerable, 
estimated to be worth around US$10.1 billion in 2002 growing to US$15.6 billion 
in 2009 [1]. Of this, alternating current—direct current (AC—DC) SNIPS still accounts 
for the majority of the sales with 64.4% of the total revenue in 2002. However,  
DC—DC converters are expected to increase its share to 41.7% of the market by the 
end of the forecast period, fuelled by the use of a single AC—DC converter equipped 
with power factor correction and several distributed DC—DC converters. [2] also 
predicts a growth in the DC—DC converter market from US$2.68 billion in 2002 to 
US$4.33 billion in 2007. With recent military conflicts in Afghanistan (2002) and 
Iraq (2003) contributing to an economic slowdown, the growth during this period 
is expected to be fuelled by military and defence needs, after which, the consumer 
market is expected to take over. 
In most SNIPS markets such as computer and telecommunication systems the demand 
has been concentrated at the low voltage range, such as an increasing demand for 
2.5 V outputs for computers, 48 V inputs for both computer and communication 
systems [2] and 48 V outputs for new hybrid electric cars. 
In the aerospace defence market, the demand for switched mode converters is ex-
pected to come from replacement of old equipment with new models with modern 
power supplies. To speed up development, reduce cost and ease replacement of faulty 
power supplies, there have been attempts to replace the custom military power sup-
plies with standardised high efficiency commercial products. However, due to the 
stringent operation requirements for military products such as reliability, ruggedness 
and wide operating temperature ranges, customisation of the power supply to the 
equipment, its specific use and environmental condition is still required. 
1 
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The market for power supplies for medical equipment too is important, estimated to 
grow at a rate of around 8.9% annually up to 2009. Medical equipment is required 
to measure sensitive signals and needs to operate in an environment relatively free 
of electromagnetic interference. The power requirements for medical equipment can 
also range from simple battery powered thermometers to power hungry Electromag-
netic Resonance Imaging machines. It is foreseen that while the demand for High 
Voltage (I-TV) medical power supplies remain, there will be an increased importance 
of lightweight, portable and reliable power supplies for use in easily transportable 
medical equipment. 
There are many applications, both commercial and research, which require the use of 
high voltage power supplies. These can range from use in commercial semiconductor 
manufacturing processes such as ion implantation and electron beam lithography 
to powering of large research equipment such as particle accelerators and cyclotron 
sources, from medical X-ray systems to military radar power supplies. 
Radar systems play an important role in modern society. They have been attributed 
as a key factor in helping the allies win the war during World War II and are still 
being used as the 'eyes' for military installations around the world. They are an 
essential item in modern transport for aircraft, ships and increasingly in prototype 
cars for navigation and collision avoidance. 
A particular application for a regulated high voltage power supply is for a Travelling 
Wave Tube (TWT) radar. Invented in 1943, by Rudolf Komphner, the TWT requires 
a high voltage input supply for operation. As these are used in both aircraft radar 
systems and in space satellites, its power supply must be rugged, lightweight and 
highly efficient for there is usually a limited energy resource in such applications. 
As data concerning such applications are very sensitive, not much information and 
published papers are available in the public domain. From discussions with the in-
dustrial sponsor of this project (BAe Systems), it is understood that the SMPS in use 
for their particular systems is in need of replacement. 
SMPS manufacturers in recent years, have been increasingly interested in using the 
phase shifted full bridge (PSB) converter as their choice of high power converter 
due to its simple design, high efficiency and availability of dedicated control chips. 
However, due to the growing demand in the low output voltage sector, development 
has been primarily in that area. 
1.2 Project Objectives and Scope 
The project had several distinct objectives: 
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To develop the standard phase shifted bridge converter to be suitable for a high 
voltage application (airborne TWI' radar) and study its operation. 
To have a method of design which maximises the output power of the converter 
while maintaining high efficiency. 
To create various models of the converter so as to allow simulation to gain a 
better understanding of the converter. 
To build a prototype converter based on the new design using the method de-
veloped. 
S. To study, implement and test if auxiliary circuits would improve the perfor-
mance of the PSB converter. 
6. To verify the simulations with results from the prototype. 
The scope of the project is contained within designing a high voltage phase shifted 
bridge converter with capacitive filter which operates at a reduced output voltage of 
1 kV but at the full output power normally required by a typical TWT radar. The 
auxiliary circuits examined in the thesis to aid performance are the inductor—dual 
capacitor (LCC) and inductor—dual diode (LDD) circuits. Simulations are carried out 
using a variant of the industry standard circuit simulation package SPICE. The merit 
for performance criterion is primarily measured in terms of efficiency and immunity 
to output short-circuits (SCs) which is critical to reliability in this application. 
1.3 Thesis and Contribution to Knowledge 
Overall, the project will test the hypothesis that: The phase shifted bridge converter 
with capacitive filter is a suitable converter for high voltage applications and is a 
suitable replacement for the current fed bridge converter presently used in airborne 
TWT radars. 
The conventional phase shifted bridge converter has been studied in detail for many 
years, but most of this work has been concentrated on low to medium output volt-
ages with high current. Not much work has been done to investigate into the op-
eration and performance of the converter with high output voltages, by removing 
the output filter inductor. The operation of this new variation of the phase shifted 
bridge converter differs from the conventional converter and this thesis shows how 
this operates and how it can be improved with two auxiliary circuits adapted from 
the conventional converters. 
While most switched mode converters rely on a large choke and/or quick over-current 
sensors to detect and limit the damage caused by output short-circuits, this converter 
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achieves output short-circuit immunity with the use of a single inductor located in 
series with the main transformer. This thesis also shows how the converter can be 
designed to maximise output power for the converter while limiting the short-circuit 
currents and still maintain high efficiency. 
As the converter operates differently from other converters, a new averaged PSPICE 
simulation model is developed and tested which simulates the converter in both con-
tinuous and discontinuous conduction mode. 
1.4 Thesis Outline 
The thesis consists of eight chapters, together with necessary appendices. 
Chapter 2 introduces the basics of Switched Mode Power Supplies. It describes some 
of the common topologies used in DC—DC converters and the benefits and disadvan-
tages of each topology and how it leads up to the present day phase shifted converter. 
Converters for high voltage applications are also briefly discussed. 
Chapter 3 highlights a particular application for high voltage SMPS: Airborne TWT 
radar power supply. The TWT radar is introduced along with the particularly strin-
gent operational requirements for its power supply. The operation of the current 
fed bridge converter presently in use and the proposed modified phase shifted bridge 
converter with capacitive filter are described. Two possible improvement auxiliary 
circuits for the phase shifted bridge converter are introduced along with how they 
change the operation of the converter. 
Chapter 4 details how the proposed phase shifted bridge converter should be designed 
to maximise its output power while maintaining high efficiency and be immune to 
output short-circuits. Various components of the converter are described along with 
how they are selected to best suit this particular application. 
Chapter S specifies how the converter is modelled and simulated on a computer pri-
marily using PSPICE. It compares the trade-offs between speed and accuracy of sim-
ulation result between the averaged and transient model and suggests when each 
should be used. Accurate models for the transformer and other important compo-
nents of the converter are also detailed. 
Chapter 6 presents results of various simulations and the tests carried out using the 
prototype phase shifted bridge converter. Simulation results for different loadings are 
compared and verified against experimental results. Averaged mode simulations were 
verified against transient simulations. Short-circuit tests results are also presented and 
are verified against transient simulations. Short comings of each simulation are also 
highlighted. 
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Chapter 7 discusses some problems encountered when designing the prototype phase 
shifted bridge converter. The converter's overall efficiency and losses for its various 
components are evaluated and compared to those of the current TWT radar power 
supply. The performance of the converter during an output short-circuit is also dis-
cussed. 
Finally, Chapter 8 describes the recommended future work for the project, sum-
marises the thesis and draws conclusions from the work carried out. 
Chapter 2 
Switched Mode Power Supplies 
2.1 Switched Mode Power Supply Basics 
2.1.1 Basic Converter Types 
There are three basic SNIPS configurations commonly used: Buck, Boost and Buck-
Boost. Figure 2.1 show the three configurations in a non-isolated setup. The different 
configurations are achieved by changing the positions of the switch, diode and induc-
tor in the 'T-cell'. Other less commonly used topologies include the Cuk converter 
and the Single-Ended Primary Inductance Converter (SEPIC). 
Power is transfered differently in the three converter configuration. Buck converters 
perform inductor current charging and power transfer during the period when the 
switch is on (t 0 ) while current circulates through the diode during the off period 
(to ff). Boost and Buck-Boost converters operate in a similar manner whereby induc-
tor charging occurs during t and power transfer during t off . Due to the difference 
in converter configuration, the output voltage also differs between the three setups. 
Voltage is always stepped down in a Buck converter, stepped up in a Boost converter 
while the Buck-Boost has an output voltage which is stepped up or down but inverted 
in polarity. The equations which govern the output voltage, V 01 , and input voltage, 
V, relationships in continuous conductions mode are shown in Figure 2.1 [3] in 
terms of the duty ratio, d (ratio of switch t on to switching period). 
By themselves, these converters are of limited use. The lack of isolation limits their 
operation to low voltages, and the confined way in which voltage is modulated re-
stricts their operation to a narrow range. The use of a transformer solves these 
problems by providing isolation between and input and outputs while allowing the 
output voltage range to be expanded. Some examples of isolated topologies are the 
Forward (Buck derived), Flyback (Buck-Boost derived), Push-Pull, Half Bridge and 
N. 
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Figure 2.1: Basic Converter Types 
Full Bridge (FB). In particular, the full bridge converter is the topology of choice when 
high powered converters are required. 
Full Bridge Converter 
The full bridge converter consists of four switches, Metal Oxide Semiconductor Field 
Effect Transistors (MOSFETs) in this example, arranged in a 'H' configuration as 
shown in Figure 2.2. It is the preferred topology for high powered converters because 
of low voltage and current stress on the MOSFETs while maximising the utilisation 
of the transformer's capability. Voltage stress across each of the MOSFET is just that 
of the input voltage. The traditional Full Bridge converter operates by alternately 
switching on the diagonally opposite pairs of MOSFETs to transfer power from the 
input to the output through the transformer. During the period where all MOSFETs 
are switched off, the currents will continue to. circulate in the transformer secondary 
until excitation in the opposite direction by the second diagonal pair of MOSFETs. 
Due to parasitic inductances and capacitances not shown in Figure 2.2, snubbers are 
usually required around each MOSFET to reduce voltage and current ringing and 
power loss. Snubbers can come in the form of passive or active circuits, the choice 
being usually a trade-off between power loss and complexity. 
If the input voltage is higher than the blocking voltage of the available MOSFETs, 




Figure 2.2: Full Bridge Converter Topology 
the solution is to either replace the MOSFETs with Insulated Gate Bipolar Transis-
tors (IGBTs) or use another topology such as the three level Pulse Width Modulation 
(PWM) converter [4] or the soft switching version of it described in [5]. Unfor-
tunately, IGBTs suffer from higher switching losses than MOSFETs due to the tail 
current present when the IGBT is turned off. The switching losses limit the operation 
of the converter to relatively low switching frequencies. 
2.1.2 Output Voltage Control 
The desired output voltage is achieved by two means. First, the basic topology of 
converter determines if the output voltage of the converter is stepped up (e.g. Boost) 
or stepped down (e.g. Buck) (Figure 2.1). This is followed by the use of a high 
frequency transformer, which transforms the pulsed waveform to the required output 
level. Then the converter's duty, d, is controlled dynamically by the control loop 
allowing for fine control of the output voltage. There are several different ways 
of performing duty modulation and they can be classified under fixed frequency or 
variable frequency (Figure 2.3). 
Fixed Frequency 
Duty is modulated by varying the on time within a fixed period such that the overall 
switching and operating frequency remains constant. This is know as Pulse Width 
Modulation (PWM) control. PWM control has the benefit of keeping the operating 
frequency constant. This allows multiple converters to be synchronised and paral-
leled up for high power conversion. The operating conditions for magnetic and filter 
components are also better defined for easier design. 
CHAPTER 2. SWITCHED MODE POWER SUPPLIES 	 9 
V 










ton 	 toff 	
t 
(d) 
Figure 2.3: Waveforms of Various Duty Modulation Techniques. (a) Original 
Waveform; (b) PWM; (c) Variable Off-time Modulation; (d) Variable 
On-time Modulation 
Variable Frequency 
Duty can also be controlled by keeping either the on-time or off-time constant while 
varying the other to control the overall duty (Figures 2.3c and 2.3d respectively). The 
overall period, hence operating frequency, of the converter varies with the operating 
duty. As operating frequency is dependent on loading and circuit parameters, syn-
chronisation to an external component (such as switched loads or paralleled convert-
ers) is impossible. When multiple converters are use in parallel, in order to provide 
greater output power, each converter will inevitably operate with a slightly different 
frequency, which results in low-frequency beat harmonics which are difficult to filter 
[6]. It is also more difficult to design adequate transformers, EMI and output filters 
for converters which operate with a wide frequency range. 
There is an additional variable to, and variable t o ff hysteretic control scheme [7]. 
The on-and off periods are determined by sensing the output voltage ripple. The 
switch is turned on when the output voltage falls below a preset voltage and turned 
off when it rises above the upper preset limit. This form of control offers very fast 
response to transient load changes, but as there is no restriction as to how long a 
switch can remain turned on, it is not suitable for converters which may experience 
short-circuits on their outputs. 
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2.1.3 Current Conduction Modes 
A switched mode converter usually operates in either Continuous Conduction Mode 
(CCM) or Discontinuous Conduction Mode (DCM). This refers to whether the cur-
rent in the main inductor, during steady state, goes to zero during a switching period. 
Figure 2.4 shows the three possible current waveforms for the main inductor. 
tLout 'average 









(c) Discontinuous Conduction Mode 
Figure 2.4: Current Waveforms for Different Conduction Modes 
Most converters are designed to operate exclusively in a single mode, although this 
is not always possible due to load changes. 
Continuous Conduction Mode 
In CCM (Figure 2.4a), the inductor current does not fall to zero during the switching 
cycle. As a result, it requires a minimum value of inductance to limit the current ripple 
to keep the inductor current waveform above zero for the minimum load current. The 
inductor current starts and ends at a non-zero current during a switching period. 
Converters operating in CCM generally operate with lower peak current stress, as 
the peak current during each switching cycle is less than twicethe averaged output 
current, 'average. This is due to the use of a larger value of inductance for the 
main inductor which limits the rate of current rise and fall during each cycle. As 
a result, the output current ripple is lower thus requiring a lower value of Cout  to 
achieve the required output voltage ripple. On the negative side, the large inductance 
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together with the output capacitor produce a second order characteristic which is 
more difficult to stabilise. 
If the inductor currents starts at zero and only falls to zero only at the end of the 
switching period, it is defined to be at the Boundary Condition (BC) (Figure 2.4b), 
which is the transition point between CCM and DCM. 
Discontinuous Conduction Mode 
In DCM, the inductor current falls to zero during a switching period and carries no 
current for a short period of time before the next switching cycle begins. 
A main benefit of operating in DCM is good closed loop response from the converter 
[8]. The average inductor current can be changed quickly from cycle to cycle since 
the start and end current values are always zero enabling the converter to respond 
quickly to line voltage and load current changes. 
DCM operation suffers from disadvantages such as high peak currents and poor 
open loop load regulation. Higher peak currents result in increased resistive losses 
due to higher Root-Mean-Square (RMS) currents, placing an increased demand on 
the output capacitors for output ripple filtering. As most converters require regu-
lated outputs, feedback is used and so a converter's open loop performance is less 
significant. 
2.1.4 Types of Switching 
Ideally, a MOSFET should conduct no current when switched off, have no voltage 
drop when on, and have an instantaneous transition when switching. However, real 
MOSFETs carry leakage, currents (though insignificant), experience voltage drops due 
to internal resistances and take a finite time to switch. 
Hard Switching 
During switching transitions, the overlap of the current and voltage waveform across 
the Drain-Source terminals of the MOSFET results in power loss occurring every time 
it is switched (Figure 2.5). Power loss thus is proportional to the switching frequency. 
Switching frequency is therefore limited by the maximum operating temperature of 
the switch. Components operate with a better reliability when not stressed either elec-
trically with high voltages or currents, or mechanically, with extreme temperatures 
or physical shocks. (An accepted 'rule-of-thumb' for electronic components is that 
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Figure 2.5: Typical MOSFET Hard Switching Waveforms 
Soft Switching 
To reduce losses caused by the switching action during each cycle, converters can be 
designed with switches which undergo soft switching. These converters are designed 
to have the switches switched when either voltage or current is zero. In doing so 
the power loss (the product of voltage times current) at switching is reduced to a 
minimum. A common way of achieving this is to use resonant converter topologies 
which utilise inductive and capacitive components which resonates with each other 
to bring the voltage or current to zero naturally before switching occurs. 
There are two types of soft switching: Zero Voltage Switching (ZVS) and Zero Cur-
rent Switching (ZCS). 




Figure 2.6: Simple ZCS Circuit and Waveforms 
In Figure 2.6 [9], when the switch turns on, the inductive load limits the rate of 
current rise while Vd falls to zero, reducing turn-on losses. The switch is turned off 
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when the current has dropped to zero and is switched on with a zero current. This 
provides the switch with a lossless turn-off. However, when the MOSFET is switched 
on, energy stored in the switch capacitance is lost. This is known as charge dumping. 
Power loss due to charge dumping becomes significant when MOSFETs with large 
die sizes are operated with a high drain-source voltage, VD s, and at a high switching 
frequency. 
ZCS is particularly suitable for high power converters utilising IGBTs which suffer 
from a turn-off tail current that increases with temperature, thus, limiting its oper-
ating at high frequency. ZCS is used mainly to reduce turn-off losses and there are 
converters which combine both zero voltage and zero current switching techniques 
(ZVZCS). 




on 	 off  
it 
V9 	 Vd 
Figure 2.7: Simple ZVS Circuit and Waveforms 
In Figure 2.7 [9], current is flowing in the negative direction when the switch is off, 
forcing zero volts across the switch. The switch is then turned on with no switching 
loss. As the switch is turned on at zero volts, ZVS switches do not suffer from charge 
dumping loss and are able to switch at higher frequencies compared to ZCS switches. 
However, there is usually a significant amount of current flowing within the switch, 
required for forcing the voltage to fall to zero prior to turn-on, which results in in-
creased conduction losses for the switch. The ZVS switch would still undergo a lossy 
turn-off, although these turn-off losses can be minimised by using high-current MOS-
FET drivers which reduce the duration required for the MOSFET to turn-off, which 
in turn reduces turn-off switching losses. Fortunately, as the switching frequency is 
increased, the savings gained from switching related charge dumping loss still out 
weight that of the increased conduction loss and therefore ZVS is still preferable over 
ZCS at high switching frequencies. 
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2.2 Resonant Topologies 
This section introduces the resonant topologies that are used in high frequency con-
verters, namely the load resonant type converters, the quasi resonant converters and 
the phase shifted bridge converters. 
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Figure 2.8: Generic Resonant Mode Loading 
Load resonant converters can be implemented in various bridge topologies: for ex-
ample, Half Bridge, Full Bridge etc. These generally consist of a resonant network of 
capacitors and inductors located between the legs of the bridge which impresses an 
AC pulsed waveform on the network (represented by the AC source in Figure 2.8). 
The pulsed voltage input to the resonant network forces the components to resonate 
and allows the switch to either turn-on with ZVS (when the switching frequency 
is greater than the natural frequency of the resonant components) or turn-off with 
ZCS (when the switching frequency is lower than the resonant components' natural 
frequency) [10]. Due to the nature of the resonating waveforms, the switches expe-
rience either greater current or voltage stress when compared to conventional PWM 
converters. 
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Most load resonant converters operate with variable frequency control which makes 
it difficult to provide adequate filtering as mentioned in Section 2.1.2. 
LRC are commonly used in I-IV applications due to the ability to integrated the large 
leakage inductance value of the high voltage transformer into the resonant tank of 
the converter. This large leakage inductance usually limits the use of PWM type 
converters in HV application as the leakage inductance causes a 'duty loss' during 
the interval when the transformer primary current is resetting. 
Series Resonant Converters 
The SRC operates with a wide frequency range in order to provide regulation for 
a wide range of output loads [10]. Applications should not have to operate with 
no load connected [11] due to the series connection of the transformer. Various 
control methods exists which gives the SRC inherent output overload and short-
circuit protection [12]. Series resonant converters suffer from high current stress and 
conduction losses when operating with a high input voltage and has low efficiency as 
a result. 
In [10], the Series Resonant Converters (SRC) is found to be best suited for use in 
high voltage, low current application with a relatively narrow input voltage range due 
to the high output ripple current of the converter, thus requiring a large output filter 
capacitor. However, performance of the SRC is degraded by the parasitic winding 
capacitance of a transformer, lowering the output voltage and current of the con-
verter [13]. Compensation by using a larger resonant tank capacitor, requires a large 
value of capacitance and results in a unnecessarily low resonant tank and switching 
frequency. Therefore the SRC is not as ideal as the next two resonant converter for 
use in a high voltage application. 
Parallel Resonant Converters 
In contrast to the SRC, the PRC is able to operate without any load as the size of 
output load does not affect the switch current much [13], due to the parallel location 
of the output load. Unfortunately, this results in a poor low load performance as 
switch losses remain high even though output demand is low. Parallel resonant con-
verters are found to be best suited for low voltage high current applications, again 
with a narrow input voltage range [10] when used with an inductive output filter as 
the output current ripple was much lower than the SRC. However, this advantage is 
not present if a capacitive output filter is used instead. 
PRC have generally been regarded as short-circuit-proof due to the fact that the 
amount of energy delivered to the output is predetermined by the impedance of the 
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resonant tank. However, as the converter is usually operated in a variable frequency 
mode at a switching frequency above the natural resonance frequency of the reso-
nant LC tank, to minimise the physical size of the magnetic components, the control 
circuitry lowers the frequency to increase the output current when the output voltage 
drops. In the case of a short-circuit, the converter will be unable to maintain the 
output voltage and frequency will drop below the natural frequency of the resonant 
tank forcing it into positive feedback. Although the output power will reduce, the 
current in the primary side will continue to rise with the lowering of frequency. It is 
therefore necessary to limit the lower switching frequencies to limit the short circuit 
currents. 
[14, 13] the full bridge parallel resonant converter with a capacitive output filter is 
analysed in detail and compared with other resonant converters. This topology has 
low losses at high output loads and can operate with frequencies that go up into the 
hundreds of kilohertz range. The parasitic leakage inductance and winding capaci-
tance of the transformer are put to good use, forming the resonant LC tank, along 
with the output bulk capacitors. Due to the better utilisation and integration of the 
of the transform's winding capacitance, the PRC is better suited for high output volt-
age applications, operating with the highest switching frequency and lowest inductor 
current. 
In [15], the phase shifting technique was applied to the Parallel Resonant Converter 
(PRC) with a capacitive output filter for an X-ray Generator, making use of the par-
asitic capacitance in the transformer and output cables. Utilising the phase shifted 
method of PWM control, constant switching frequency is attained but as a LC res-
onant circuit is used, both leakage inductance and parasitic capacitance have to be 
designed to achieve the required output power and switching frequency requirements. 
[16] improves on this topology by adding additional resonant poles to each leg of the 
full bridge as auxiliary circuits to provide zero voltage switching for all switches. 
Series-Parallel Resonant Converters 
This converter combines the positive features of both the SRC and PRC converters, 
by being able to operate with no loads like the PRC, while having better low load effi-
ciencies like the SRC. With a careful selection for the values of resonant components, 
the effects of Cp is negligible when the output load is high, making the converter re-
semble a SRC, and when the output load is low, Cp dominates, making the converter 
resemble a PRC instead. As with the other resonant converters, it is a variable fre-
quency switching converter, and dependent on the values of the transformer parasitics 
and output loading. The series-parallel resonant converter integrates the transformer 
winding capacitance into its operation and hence avoids the capacitance's negative 
effects as faced by the SRC. C 5 when properly rated also functions as a DC blocking 
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capacitor which prevents the transformer from saturating when operating with volt-
age mode control. However, as with the PRC converter, the transformer will be more 
difficult to design and manufacture to the specifications required as the converter 
now depends on both its parasitic inductance and capacitance for normal operation. 
This is especially true if the converter uses the parasitic components solely without 
any discrete resonant components. 
[17, 18, 19] describe a hybrid series-parallel resonant converter utilising both trans-
former parasitic capacitance and leakage inductance together with the transformer 
DC blocking capacitor to create a high voltage, high power, full bridge, clamped 
mode LCC type Parallel Resonant Converter with capacitive output filter. 
The use of various resonant converters for a high voltage medical X-ray power supply 
have been previously investigated [20]. It is found that the choice of converter type 
depends very much on the loading and power demand which the X-ray equipment 
requires. The series parallel resonant converter is particularly suitable for such an 
application due to its ability to supply the required power at the various output 
loads. 
2.2.2 Quasi Resonant Converters 
In Quasi Resonant Converters (QRCs), the current and voltage waveforms of the 
switch are modified using a high frequency LC resonant network to reduce switch 
losses while transferring energy to the output similar to resonant converters. Any 
single-ended PWM topology can be modified to obtain its ZCS-QRC or ZVS-QRC 
variant by replacing the PWM with a resonant switch instead (e.g. Figure 2.9), the 
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Figure 2.9: Various Resonant Switch Replacement Configurations for QRCs 
Other configurations of the resonant switch are possible [10, 21] and the leakage 
inductance of the transformer (if present) can be used as the resonant inductor if the 
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resonant capacitor is placed on the secondary of the transformer, thus lowering com-
ponent count and costs. The use of the leakage inductance also improves efficiency 
as a discrete inductor on the primary side is usually subjected to high voltages and 
currents leading to increased losses. 
QRCs generally operate with variable frequency control with ZCS QRCs using fixed 
on-time control and ZVS QRC5 using fixed off-time control. QRC5 can operate in 
either a full-wave or half-wave mode depending on the type of switch used. Half-
wave and full-wave operation QRC converters differ in the amount of circulating 
energies available for soft switching. Half-wave converter ZCS QRC converter cir-
culate less energy and thus have a higher efficiency. Their DC gains also differ, with 
half-wave QRCs more sensitive to load changes, such that a wider range of operating 
frequencies is required. The upper limited of switching frequencies for ZCS QRC 
converter is still limited by the inherent charge dumping problem which plagues ZCS 
converters. Thus, the ZCS QRC is particularly suitable for low input voltage and 
high output voltage applications where the charge dumping problem is minimised 
and transformer leakage inductance is used as the resonant inductor. ZVS QRC5 are 
limited in their application due to the high voltage stress on the switch which limits 
the operation to low input voltages and a limited out load range. In addition, due to 
the lack of high frequency uni-directional switches, the full-wave ZVS QRC can not 
be implemented [10]. 
2.3 Phase Shifted Bridge Converters 
2.3.1 PS-PWM-ZVS-FB Converter 
There are several ways of performing the phase shifting in order to achieve various 
forms of soft switching for the Bridge converter. [22] shows nine ways of modulating 
the driving waveforms to the Bridge MOSFETs while maintaining the same ideal 
voltage waveform between the midpoints of each leg of the H-bridge. Depending on 
which modulation scheme is used, the resulting converter could be a hard-switched, 
ZVS or ZVZCS converter. 
In [23, 24] Steigerwald compares experimentally several 100 kW soft-switching con-
verters against the standard full bridge converter. He shows that the efficiencies for 
the soft -switching converters did not differ by more than 2%. Though the active 
auxiliary resonant commutated bridge had the lowest relative weight of the magnetic 
components, and highest efficiency, its design was complicated by having to control 
the additional auxiliary circuits for the provision of soft switching to the MOSFETs. 
Steigerwald considered the phase shifted bridge to have the best balance of relative 
weight of the magnetic components, efficiency and simplicity of control. 
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Theory of Operation 
As can be observed in Figure 2.10, the conventional PS-PWM-ZVS-FB converter 
operates by driving all four MOSFETs at near 0.5 duty. MOSFETs TA and TB are 
known as the lagging leg as their driving waveforms are delayed with respect to their 
diagonally opposite counterparts, MOSFETs TD and TC, which form the leading leg. 
The time delay between the v g , waveforms of MOSFETs on either the top (DetaIpc) 
or bottom (DetaY BD ) of the bridge determines the duty, d, of the voltage waveform, 
(Equation 2.1) between the midpoints of the H-bridge where the transformer is lo-
cated. 
Dela Ac Deta-YBD  
Detajc 	 (2.1) 
T • 
From the waveforms in Figure 2. 10, it can be seen that power is transfered from the 
primary to the secondary of the transformer when diagonally opposite MOSFETs 
are conducting. This is known as the active or power transfer interval. When two 
MOSFETs on either the top or the bottom half of the bridge are conducting, current 
will freewheel in that half of the bridge without transferring power to the secondary. 
This is known as the passive or freewheeling interval. 
Although the H-bridge can be divided into leading and lagging legs, it can cause 
confusion at times as to which MOSFET the phase lead or lag is referenced to. It 
can be observed that whenever MOSFETs TA or TB switch on, the converter goes 
from a passive state to an active state of operation. Conversely, whenever MOSFETs 
TC or TD switch on, the converter switches from an active to passive state. Thus, 
MOSFETs TA and TB are described as being in the passive—active (PA) leg of the 
phase shifted bridge and MOSFETs TC and TD in the active—passive (AP) leg of the 
converter. There is a need to differentiate between the two legs of the bridge so that 
the delay timings for each MOSFET can be appropriately set, as the amount of stored 
inductive energy available for soft switching of the MOSFETs on each leg is different. 
Slew Interval 4042) 
The slew interval begins when TB is switched off. i pTi flowing in a negative direction 
in the transformer leakage inductance is now forced to flow through the body diode 
of TA back into the supply. TA is then switched on. During this interval, the voltage 
imposed on Lpri  forces the current, to change its direction of flow. Power is 
not transfered to the secondary as ipTi  reflected to the secondary is less than the 
circulating current in L 0 -. The slew rate is determined by Equation 2.2 and the 
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Figure 2.10: Schematic and Waveforms for PS-PWM-ZVS-FB Converter 
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L1p rt(tOt2) = 1-prt(t2) - tprt(tO) 	 (2.3) 
- to = 
Vil-I
E_(2I0t - VOLt (1 - d) T0. 5 ) 	 (2.4) 
'-out Lpri 
Active Interval (t244) 
The active interval stars when iPTj  reflected to the secondary equals the circulating 
output currents. During the active interval, power is being transfered from the input 
to the output of the converter. Currents in both LpTi  (Equation 2.5) and Lout rise as 
the inductors are charged during the active power transfer interval. The end of the 
active interval occurs after TD is switched off and v.t has fallen to zero. 
Llprt(t2t4) = 	- Vout N 
t4t2 	 Lout 	N P 
(2.5) 
Passive Interval 405) 
During the passive interval, no voltage appears across 	Current stops flowing 
from the input supply and no power is transfered to the converter while ipri  con-
tinues to circulate through TA and TC. During this interval, i p ,i (Equation 2.6) is 
a reflection of tLout  across the transformer and therefore has a negative gradient. 
When TA is switched off, the passive interval terminates and the other half of the 
switching cycle (t5-t9) begins. 
prt(t4t5) - VoutNs 
(2.6) 
t5 — t4 - Lout N 
Active—Passive Transition Interval 4344) 
The active—passive (AP) transition interval occurs at the end of the active interval, 
after TD is switched off. During this interval, energy stored in L p j.and Lout will 
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keep tpri  flowing and charge TD's C 0 while discharging TC's 	bring v 	to 
zero and end both the active and active—passive transition intervals. Energy stored in 
'-out assists with providing ZVS for the AP leg because the output current flowing in 
L0  is reflected back to the transformer primary. As the converter is usually operated 
in CCM and the value of L 0  is designed to be large enough to maintain operation 
in CCM, ZVS will be achieved under most conditions as the stored inductive energy 
is much greater than the stored capacitive energy [25]. Therefore, the time required 
to achieved ZVS can be approximated by the linearised Equation 2.7. During this 
interval, energy stored in the inductance has also to discharge energy stored in the 
transformer winding inter-turn capacitance, Cdtt1. 




Passive—Active Transition Interval (t5 -td 
After TA turns off, the remaining level of current i1,r j( to) flowing in LPTj  resonates 
with the output capacitances of MOSFET TA and TB, CAB.  As the current in L0 is 
no longer reflected back to the primary during this interval and transformer current 
has fallen during t445, the amount of energy available to achieved ZVS is reduced. 
The resonating waveforms can no longer be assumed to be linear and the drain—
source voltage of TB, Vds(TB) is described by Equation 2.8 (derived from equations 
9.1— 9.8 in [26]. 
\'ds(TB)(t) = ZABtprt(ts) 5fl WAB(t - ts) 	 (2.8) 
where 
1 
W A B = _______ 
CAB 	
(2.9) 
ZAB = 	 (2.10) 
CAB 
The duration of the PA transition interval should be set to a quarter of the resonant 
frequency (Equation 2.11) as this ensures that switching losses are reduced even if 
ZVS is not achieved during low loads, while still maintaining ZVS during normal 
operation (Figure 2.11) [25]. 
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Figure 2.11: Various PA Leg Resonant Transition Waveforms. (a) High Loads; 
(b) ZVS Critical Load; (c) Low Loads 
Improvements 
A potential problem with the PS-PWM-ZVS-FB converter is the loss of ZVS for the 
MOSFETs when operating on light loads. Many ways have been attempted to extend 
the range of operating conditions while maintaining soft switching. 
Auxiliary circuits have been placed on both the primary side and secondary side 
of the high frequency transformer. The use of the current doubler rectifier on the 
transformer secondary has reduced the significance of these circuits as it can enable 
the PS-PWM-ZVS-FB converter to work with soft switching even at no load. 
[27] added an auxiliary inductor and two MOSFETs to the PS-PWM-ZVS-FB con-
verter to modify it to a Zero-Voltage-Transition (ZVT) converter. As the auxiliary 
circuitry is active, the amount of circulating energy has been reduced, while being 
able to maintain soft switching. However, the control circuitry becomes more com-
plex which is undesirable. 
Saturable inductors, placed in series with the transformer, are used to replace ad-
ditional supplementary inductors [28, 29, 30, 31]. The reason for this is that large 
inductances in series with the transformer (leakage or otherwise) reduced the effective 
duty ratio in CCM, as the current carried by the series inductance changes direction 
of flow in each half cycle, during which power is not actively being transfered to the 
secondary of the transformer. Saturable inductors act as inductors at low current: 
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having stored the maximum amount of energy possible by the inductor, it saturates 
and loses its inductive behaviour. Therefore, designers could set the amount of en-
ergy stored in the series inductance to the minimum amount required by the circuit to 
perform soft switching, but not so high as to significantly rob the converter of duty at 
high loads. This has been used both on the primary side of the transformer [29, 30] 
and on the secondary [31] Unfortunately, by the very nature of saturable inductors, 
lacking inductive properties at high currents, they are not useful in a converter which 
depends on the inductance present in the circuit to limit short-circuit currents. 
introduces the use of an auxiliary inductor with two diodes to the basic PS-
PWM-ZVS-FB Converter. This is used to ensure that a minimum amount of inductive 
energy will be circulating in the circuit to perform the soft switching operation. 
improves on this auxiliary circuit by placing it on the secondary side of the full 
bridge while utilising the magnetising current to assist in the provision of inductive 
soft switching energy. This enables the designer to reduce reliance on a large leakage 
inductance as this reduces the effective duty ratio of the circuit. 
Even resonant converters have used auxiliary circuits to improve efficiencies when 
operating above the resonant tank frequency to provide ZVS [34]. 
For converters requiring higher output power, utilising IGBTs, the turn-off losses 
usually limit the switching frequency of the converter. The phase shifted bridge has 
been modified in [27, 35, 36] to accommodate ZCS and ZVS hybrid switching to 
reduce switching losses caused by the IGBT tail-end current. Active [29] and simpler 
passive [37, 38, 39, 40] auxiliary circuits have also been created for these converters 
on the secondary side. These help to reflect a voltage source back to the primary 
during the free-wheeling period instead of a current source, to quickly reduce the 
primary circulating currents such that a zero current condition occurs for the IGBT 
to soft switch. Such a technique has also been used for the MOSFET based PS bridge, 
not to provide ZCS, but to reduce the duty loss experienced by the converter due to 
the presence of a large resonant inductor when the converter undergoes a Passive—
Active transition [41]. 
Current Doubler Rectifier 
The current doubler rectifier circuit, Figure 2.12, first reported in as early as 1924 
[42] is particularly useful for circuits with low output voltages and a wide range of 
output loads. 
This circuit enables the soft switching to proceed even with no loads [43] as the 
current doubler rectifier circuit keeps the current flowing in the opposite direction 
even if the load decreases below the otherwise critical value for the standard output 
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Figure 2.12: PS-PWM-ZVS-FB Converter with Current Doubler Rectifier 
diode rectifiers. This is possible as the diodes do not prohibit the current in the output 
filter inductors from going negative during DCM operation as would be the case in a 
standard output rectifier circuit. 
As the output inductors currents can be bi-directional, they do not go discontinuous, 
thus, converter gain is maintained from no-load to full load condition. 
[44] uses the current doubler rectifier to increase the range of soft switching op-
eration, but modifies the switching waveform to direct the circulating currents to 
only circulate in the lower bridge MOSFETs. In [45] synchronous rectification was 
used along with the current doubler rectifier to increase the efficiency further. [46] 
modified the PS-PWM-ZVS-FB converter in an attempt to increase efficiency and ex-
tend the soft switching range by operating the full bridge close to maximum duty 
ratio with no phase shifting. Two of the secondary rectifier diodes are replaced by 
MOSFETs which are driven with a phase shift referenced to the bridge MOSFETs to 
control the output duty. This is a hybrid of the Active Resonant Commutated Pole 
(ARCP) Converter and Dual Active Bridge (DAB) Converter as specified in [24], us-
ing two additional inductors to provide soft switching to the bridge MOSFETs. [47] 
used this idea and incorporates it into the standard PSB to provide soft switching for 
the PA Leg of the MOSFET to improve efficiency, while maintaining the benefit of 
[46] not having to add additional inductance in series with the transformer which 
reduces the effective duty. 
2.3.2 PS-PWM-ZCS-FB Converter 
Recently, it has become necessary for off-line power supplies to include some form 
of power factor correction in the circuit. One possibility is to create a two stage 
converter by using a Boost converter as a pre-regulator to the Bridge converter to 
provide PFC [48]. Another method of achieve PFC with a FB converter is to operate 
the FB in a boost manner, moving the output inductor to before the bridge MOSFETs. 
To improve efficiencies, active clamps are used to provide ZVS/ZCS to the MOSFETs 
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[49, 50]. 
Just as with the conventional full bridge converter, a dual version of the Phase Shifted 
Full Bridge converter exists, which operates with the inductor located in the primary 
before the full bridge instead of the secondary [51]. This converter operates with a 
zero current switching scheme to achieve soft switching. It uses an input DC inductor 
located between the bridge and input supply operating in a boost manner where the 
driving signals to switches are >50% and thus overlap. During this overlap sub-
period, the input inductor is charged up and the energy later released in the full 
bridge to be transfered to the output. However, as with most converters employing 
the ZCS soft-switching scheme, the switching frequency is limited due to the dumping 
of stored charged in the MOSFET C 0 at every switching cycle. It also suffers 
from duty loss during the resonant sub-period (between the leakage inductance and 
parasitic capacitance) due to the time taken to charge and discharge the parasitic 
capacitance. 
If IGBTs are used instead of MOSFETs, due to the large tail current during turn-
off, it is preferable to use a ZCS soft switching technique to reduce the switching 
losses. [52] uses auxiliary circuits on both sides of the bridge to achieve ZCS for all 
MOSFETs. 
2.4 High Voltage Application Voltage Step Up Techniques 
In high voltage applications, the choice of voltage step up technique depends on the 
output power requirements. For simple mass produced applications such as television 
and other Cathode Ray Tubes (CRTs), a simple Flyback converter is often used as it is 
cost efficient. The transformer and inductor are combined allowing for a reduction in 
the number of components while still providing isolation for safety. In addition, the 
Flyback converter is particularly suited for use in analogue television as the sawtooth 
waveforms produced are used by the circuit to scan across the screen. 
For high-powered applications, other voltage step up techniques include using either 
a Cockcroft-Walton Multiplier or a transformer based solution. 
Cockcroft-Walton Multiplier 
The Cockcroft-Walton voltage multiplier is a low cost means of stepping up and rec-
tifying an AC voltage. It consists of capacitor and diode rectifier stages as shown in 
Figure 2.13. The output voltage could theoretically be stepped up infinitely, using n 
number of diode and capacitor stages to step up the input voltage by n times. How-
ever, the output voltage regulation suffers and it takes longer to charge the rectifier 
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Figure 2.13: Cockcroft-Walton Voltage Multiplier 
up to the required output voltage as the number of output stages is increased [53]. 
Therefore, the Cockcroft-Walton voltage multiplier is not suitable for use in a sen-
sitive application such as a TWT radar power supply. Nevertheless, to this day the 
Cockcroft-Walton circuit is often still used to supply a high voltage at the injector 
stage of large particle accelerators and as rectifiers for X-Ray power supplies. 
Multiple Secondaries 
In high powered applications, transformers are often used to provide the voltage 
step up as well as the isolation requirements. In mission critical systems, such as 
defence and aerospace equipment, it is also often required to have multiple power 
converters to either provide greater output power while maintaining high reliability 
or for backup purposes. Depending on the power requirements and redundancy 
requirements, the converter may be designed in three ways [54]: 
Single primary, multiple secondaries (Figure 2.14a) 
Multiple primaries, multiple secondaries (Figure 2.14b) 
Multiple converters, multiple primaries, multiple secondaries (Figure 2.14c) 
The benefit of the converter in Figure 2.14a is its simple design. It is small and 
light as only a single transformer is required. The converter may have multiple out-
puts at each stage of the rectified outputs, which is useful for TWT radar require-
ments, though these are not directly regulated. The power transfer capabilities of 
Figure 2.14a is limited, as with an increase in power, the transformer losses start to 
increase. To increase the amount of power available to the load, the converter in 
Figure 2.14b transfers its power using several transformers to maintain a suitable 
temperature gradient across the insulation to maintain reliability. For true versatility, 
the modular system in Figure 2.14c may be used, whereby output voltage and power 
is only limited by the high voltage insulation and the output impedance of the AC 
source. 




Figure 2.14: Various High Voltage Transformer Configuration 
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2.5 Chapter Summary 
Chapter 2 presents some of the basic converter topologies along with how output 
voltage control is achieved and the different current conduction modes in which 
a converter can operate. The principle of hard lossy switching and soft lossless 
switching is introduced. Soft switching converters can be achieved using zero voltage 
switching and/or zero current switching techniques. Zero current switching tech-
niques tend to be more suitable for converters using IGBTs due to the natural tail 
current during switch off. However, the use of ZCS techniques at high frequencies 
are limited due to energy stored in the MOSFET's output capacitance being dumped 
each time the MOSFET turns on. Lossless soft switching allows for higher switching 
frequencies and a reduction in the physical size of magnetic components while main-
taining high overall efficiency. A brief description and advantages and disadvantages 
of various topologies which utilise soft switching to achieve higher efficiencies in-
cluded: resonant, quasi resonant and resonant switch converters. The Phase Shifted 
Pulse Width Modulation Zero Voltage Switching Full Bridge converter achieves zero 
voltage soft switching by phase shifting the simple 0.5 duty driving waveforms of 
the left and right leg of the bridge. Phase shifting directly controls the pulse width 
modulation of the transformer voltage waveform. The energy stored within the leak-
age inductance of the transformer is transferred to/from the MOSFET's output ca-
pacitance during the switching transition between MOSFETs on the same leg of the 
bridge. This elegant design utilises two parasitic components, which would otherwise 
reduce efficiency and lower switching speeds, to resonate with each other to achieve 
soft switching. In the conventional phase shifted bridge converter, there must be a 
minimum output load for zero voltage switching to occur. Auxiliary circuits have 
been developed to assist ZVS and improve efficiency when operating at light loads. 
Due to market demands, development of the phase shifted bridge converter has been 
concentrated on the lower voltage high current output configuration. 
To achieve the voltage step up, a single primary converter with a single transformer 
primary winding with multiple rectified stacked secondaries is a simple and economic 
solution and and is sufficient for the current application. 
Chapter 3 
Airborne TWT Radar Power 
Supplies 
3.1 TWT Radar Introduction 
(nhI-tnr 
Figure 3.1: Cross Section of TWI Radar 
A cross-section of a TWT Radar is shown in Figure 3.1 (Provided by Mr Frank Fisher 
of BAe Systems). The TWT radar can be operated in either continuous-wave mode or 
pulsed mode. A CW radar emits radio waves continuously and is used for measuring 
moving objects using the principle of Doppler frequency shift. In a Frequency Modu-
lated Continuous Wave radar, the frequency of the transmitted signal is continuously 
30 
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being modulated to enable the return signal to tell the time taken to reach the object 
and therefore its distance. 
Most radars are of the pulsed mode variety where high energy, short duration pulses 
of Electromagnetic (EM) waves are transmitted repeatedly. When the transmitter is 
not transmitting, the receiver listens for pulse reflections to determine the distance of 
the object by measuring the time taken for the pulses to travel back to the receiver. 
Table 3.1 and 3.2 [55] shows a variety of TWT radars of various functions and 
different specifications. As the table shows, the electrical power requirements of a 
TWT varies from model to model. A typical TWT generates high frequency radio 
waves (0.25 GHz - 90 GHz), requires high voltage (-10 kV - - 30 kV) and high 
powered (approximately 1 kW). 
A pulsed TWT radar amplifies and outputs high power pulsed signals and thus has 
a pulse load profile (Figure 3.2). The radar power supply output voltage sags when 
an pulse output is initiated. This is typical of pulse loading as it demands a high 
peak output power, many times the average output power, in just a small duty cycle. 
However, the TWT radar load can still be approximated as a constant load if a 
sufficiently large output capacitor is used to store the energy required. 
All TWTs possess four major sub-assemblies: an electron gun that produces a high 
density electron beam; a microwave slow-wave circuit that supports a travelling wave 
of electromagnetic energy with which the electron beam can interact; the collector 
that collects the spent electron beam emerging from the slow-wave circuit; and the 
TWT package, which provides points for attachment to the using system, provides 
cooling for power dissipated within the TWT, and, in some cases, includes all or part 
of the beam focussing structure. Other functions may also be included as required. 
High energy pulses are required, as the pulse energy determines the maximum dis-
tance from which the radar can locate its objects. The Pulse Repetition Frequency 
(PRF) determines the maximum definition of the object. Due to high energy switch-
ing constraints and pulse delivery components with a limited recovery rate, PRF (and 
hence definition) is limited when maximum output power is required for locating 
distant objects. PRF typically ranges between 200 and 6,000 pulses per second (pps) 
while the duration of each pulse might range from 0.1 to 10 ts. 
The PRF of the system can vary in a given range dependent on the requirements of 
the radar application. At every frequency, the radar power supply must be able to 
recharge the output capacitors to the desired rated output voltage to within a few 
millivolts by the time the next pulse is initiated. 
Although the peak power required for the TWT can go up to several megawatts, 
the average power required from its power supply is much less due to the short 
duration of the pulses, TD,  when compared to the rest duration. The average power 
TWT Type Model Freq Power Duty Cycle Cathode Voltage Cathode Current Collector Voltage 
(GHz) (kW) (%) (kV) (A) (kV) 
Pulsed L-5827 1.0-2.0 1.000 4.00 —7.7 2.100 5.8 
Pulsed L-5785 16.0-17.0 3.000 5.00 —11.0 2.300 8.6 
CW L-2086 1.8-3.6 0.500 —5.5 0.770 4.0 
CW L-5832 6.5-18.0 0.150 —10.3 0.270 5.5/3.4 
Ring Loop L-5714 2.1-2.6 20.000 0.01 —22.0 5.800 22.0 
Ring Loop L-5538 3.1-3.5 2.000 4.00 —7.5 1.500 5.5 
Satellite Communications L-5750 3.0-5.5 0.125 —4.7 0.017 2.8/1.4 
Satellite Communications L-5991 13.75-14.5 0.700 —12.6 0.440 6.615.111.9 
Coupled Cavity L-5630-50 8.8-9.3 17.500 1.60 —24.5 4.700 
Coupled Cavity L-5649-02 16.1-16.9 45.000 0.13 —37.1 6.200 












Peak power Range 
 (nautical miles)  
Typical Application 
Ground 
50cm (P) 0.6 500 3 500kW 100 Air Traffic Control (ATC) - terminal area 
50cm (P) 0.6 370 3 500kW 180 ATC - en-route 
23cm (L) 1.2 600 2.5 2MW 100 ATC - terminal area 
23cm (L) 1.2 350 4 2MW 180 Search and ATC - en-route 
23cm (L) 1.2 3,600 3.5 5kw 200 Tertiary Radar (TACAN) 
10cm (S) 3 250 2 or 5 2.5MW 250 Long range search 
10cm (5) 3 250 4 2.5MW 250 Long range height-finding 
10cm (5) 3 700 1 650kW 75 ATC - airfield approach 
6cm (C) 5.5 300 5 1MW 120 Height finding 
3cm (X) 9 3,279 0.18 (variable) 60kw 13 ATC - airfield approach (precision) 
Airborne 
3cm (X) 10 800 0.5 175kW 46 Airborne search, navigation and bombing 
400 1 175kW 92 
200 2 175kw 184 
3cm (X) 8.5 1,000 1 175kW 25 Airborne interception 
3cm (X) 9 400 2 60kW 120 Cloud and collision warning 
6cm (C) 4.3 10,000 0.035 - 0.125 5kW 1 Altimeter 
7mm (Q) 45 3,800 0.15 50kW 5 Airborne reconnaissance and mapping 
1,900 0.15 50kW 10  
Table 3.2: A Selection of Typical Pulsed Radars 
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Pulse Duration, 
I •T 	Peak Power, PM Power  
!r AA 	_L_L_. 
t 
Pulse Spacing, TR 
Figure 3.2: A Pulsed Radar Loading Waveform 
requirements can be calculated using Equation 3.1. 
PA=PM•TD.PRF 	 (3.1) 
The radar requires such high peak powers because only a fraction (typically a few 
picowatts) is returned to the receiver due to scattering. The high voltage power 
supply must be lightweight, minimum volume, reliable, contain as few components 
as possible, and operate over a wide temperature range. The power supply also 
requires adequate electrical insulation to prevent any electrical breakdown caused by 
high voltages present. 
3.2 Problems with TWT Radar 
Although the TWT radar is generally a rugged device, operation of the radar does oc-
casionally present difficulties which must be considered for correct operation. TWT 
radars requires high voltages for operation but occasionally a HV arc occurs, also, 
the TWT which is a high-powered amplifier, suffers from noise problems which can 
degrade the quality of the received signals. 
3.2.1 Spectral Purity of Signal 
For the spectral purity of the transmitted radar signal to be high, EMI from the 
the radar power supply needs to low, thus the EM emissions need to be predictable 
and easily filtered. This is achieved by using a power supply with a predetermined 
switching frequency whose emitted EMI profile is known and filtered by a properly 
designed filter. Synchronising the switching waveforms of the radar's switched mode 
power supply to the pulse signals helps to reduce spurious noise within a pulse signal 
which would occur if the power supply was operating independently of the radar 
signal. By operating with a high switching frequency, the EM emission profile will 
be shifted up in frequency thus reducing the size of EMI filters. Use of low EMI 
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power supply configuration, such as the resonant and quasi-resonant power types, 
also helps reduce the complexity and size of the EM! filters. The inter-pulse voltage 
deviation is a critical criterion. Ripple on the TWT cathode voltage causes spurious 
phase modulations; these must be kept to a minimum by filtering the output of the 
HV power supply. The amount of phase shift caused by a voltage ripple can be 
determined by the pushing factor of the TWT, shown in Equation 3.2 [56]. 
L4t 	 4t (3.2) 
AVc.th - 3 Vc at j 
where 	is total TWT phase length and VC Qth is cathode voltage. 
Using Equation 3.2 the maximum allowable inter-pulse voltage ripple can be deter-
mined which gives a maximum phase shift. If exceeded, the degraded transmitted 
signal may show up as a false image on the receiver. 
3.2.2 Arcing 
A TWT may fail from electrical breakdown due to the high voltages present within 
the tube. As seen from the approximate breakdown voltages of various media shown 
in Table 3.3, it is most likely that the breakdown will occur in either a gas or non-
ideal vacuum medium [56]. 
Medium 	 Breakdown Voltage (V/cm) 
Vacuum (Ideal) 	 > 10 x 10 6 
Vacuum (Non-Ideal) 	0.5 x 105 - 3 x 10 5 
Gas 	 <100-1x105 
Liquid 0.5 x 106 - 1 x 10 6 
Solid 	 0.5 x 106 - 1 x 10 6 
Table 3.3: Breakdown Voltages for Various Media 
Vacuum pumps are used to remove gas particles present within the TWT to increase 
the breakdown voltage. However, the tube is never completely free from particles, 
increasing the possibility of DC breakdown in a vacuum, known as a vacuum arc or 
metal vapour plasma arc. During a vacuum arc, the surface of the negative electrode 
vaporises to form an ionised medium for currents to conduct between the electrodes. 
The amount of material removed from the electrodes depend on the energy that is 
fed into the arc, and the duration of the arc is proportional to the current passing 
through the arc. The likelihood and severity of an arc depends greatly on electrode 
shape, spacing and electric field potential. These are considerations which must be 
taken into account when designing the TWT radar power supply to minimise arc oc-
currences. A sustained arc will cause permanent damage and render the tube useless. 
Arcing is most likely to occur in the following areas: 
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. Electron gun: cathode-ground, grid-ground 
• Collector: collector-ground 
o High powered section within the radio frequency (RF) structure 
A triggerable surge arrestor is used in a crowbar circuit to protect the TWT A trig-
gerable surge arrestor is essentially a spark gap which can be triggered to arc by a 
control signal, providing the voltage across the electrodes of the spark gap exceeds 
its breakdown voltage specification. When an arc is detected the surge arrestor is 
triggered to initiate its own breakdown, diverting the energy away from the tube, 
thus protecting and prolonging the life of the TWT. 
This circuit protects the load against faults originating from within the load itself. In 
most cases, such faults will produce an increase in load current or voltage, so a 3-
electrode gap is used and triggered by a circuit arranged to sense the fault condition. 
A travelling wave tube crowbar circuit with a self-triggering 3-electrode spark gap is 
shown in Figure 3.3. The purpose of the crowbar circuit is to divert power from the 
load immediately after a fault occurs, giving time for a mechanical circuit breaker to 
operate. If the trigger pulse has a fast rise time, the breakdown time can be less than 
1 ms; if the reaction time of the fault sensing circuit is similarly short it is possible 
to remove anode power from the pulse amplifier tube before the end of the pulse in 
which the fault first occurs. The breakdown profile of the triggerable spark gap is 
shown in Figure 3.4 [57]. 
Figure 3.3: TWT Crowbar Circuit with Self-triggering 3-electrode Spark Gap 
The crowbar circuitry only protects the TWT itself. The SMPS will still experience 
the equivalent of an output short-circuit, and must therefore be designed to withstand 
such a condition as standard. A common topology currently used for such purpose 
is the Current Fed Bridge Converter. 
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Figure 3.4: Typical Waveforms for 3-electrode Spark Gaps 
3.3 Current Fed Bridge Converter 
The Current Fed Bridge (CFB) Converter [58] (Figure 3.5) is basically a standard 
FB converter operating at a constant duty ratio of approximately 0.95 — 1.05. To 
enable output voltage control, a Buck converter is placed in front of the FB converter 
(shown within the dotted box in Figure 3.5). Varying the switching duty ratio of 
TPWM controls the amount of current fed to the FB converter for transfer to the 
output. 
Diode D2 is required if the FB converter is operating with a duty ratio of less than 1. 
This provides a path for current to flow during the interval when all the switches in 
the FB converter are switched off. Diode D2 does not affect operation if left in circuit 
while the FB converter is operating with a duty ratio greater than 1. The waveforms 
in Figure 3.5 assume that the full bridge converter is running with a constant duty of 
less than unity. 
Active Interval (to - t 1 ) 
During the active interval, power is actively transfered from the inputs of the CFB to 
the output. Current flows through TPWM, '-Choke,  and the full bridge where it is 
stepped up using the main transformer. The amount of current rise in '-Choke  within 
this interval is calculated using Equation 3.3 and 3.4. 
AtLch.oke(tOtl) = 1-Lchoke(tl) - Lc1toke(t0) 	 (3.3) 
Rtoa d 
10 identical sections stacked 
CHAPTER 3. AIRBORNE TWT RADAR POWER SUPPLIES 	 38 
V9 S ( TPWM) 
Vgs(TA) 
V9S(TD) 
V95 (TB ) 





to 	ti 	t2 t3 	t4 	ts t6 
Figure 3.5: Current Fed Bridge Topology and Operating Waveforms 
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- (V,1—V)To.sd 
(3.4) -prt(tOt1) - 
	Lchoke 
where d is the duty of TPWM which is also the duty of the CFB. 
Passive Interval (t1 - t2) 
After TPWM is turned off, the converter enters the passive interval. As the current 
in LChoke must keep flowing, it freewheels through the full bridge using diode D 1 . 
Equation 3.5 calculates the current fall experienced by [-Choke  during this time. 
—V' u  dTO - 	ot s 	 (3.5) Atprt(tlt2) - 
Lcho ke 
where 
t2 - ti 
(3.6) d0ff = T05 
Free-wheeling Current Interval (t2 - t3) 
At the end of the half period, when all MOSFETs are switched off, D 2 now provides 
a path for current in 1-Choke  to flow. As the current is now feeding back into the 
supply, LCho ke current continues to fall as described by Equation 3.7. 
where 
Atprt(t2t3) = 
—VtdCFB 0 ffT0.5 
Lcho ke 
(3.7) 
t3 - t2 
dcFBff - To. 5 (3.8) 
3.4 Capacitive Filter Versus LC Filter 
SMPS with high voltage output often use capacitive output filters instead of the stan-
dard LC filters. This is due to the fact that a high voltage output inductor requires 
heavy insulation on its windings to prevent insulation breakdown. This makes the 
inductor difficult to wind and increases the likelihood of a converter failure. There-
fore any inductors used should preferably be located on the low voltage primary side 
CHAPTER 3. AIRBORNE TWT RADAR POWER SUPPLIES 	 40 
of the transformer. The stringent filtering requirements of the TWT radar require the 
use of large capacitors to sustain output voltage during the high power pulse. The 
frequency response, therefore, will not be the typical two-pole LC filter, but that of a 
low frequency single pole due to the large capacitor. This can cause a sluggish closed 
response if the feedback loop is designed incorrectly. 
3.5 Phase Shifted Bridge Converter with Capacitive Filter 
The phase shifted bridge converter with capacitive filter (PSBCF) is controlled in a 
similar manner as the conventional PS-PWM-ZVS-FB Converter (Figure 3.6). The 
operation of the PSBCF is similar to that proposed in [59], the difference being that 
the output filter inductor is replaced by a resonant inductor located on the primary 
side, between the legs of the full bridge. The high leakage inductance inherent in high 
voltage transformers can be fully utilised for this topology. The output rectifier losses 
are mainly switching losses at low currents, high voltages as the reverse recovery 
times tend to be extended. However, because the current rate of rise and fall in 
the secondary are limited by the leakage inductance and operates in DCM, 'RM  is 
reduced and subsequently t- is reduced too, reducing switching losses. 
3.5.1 Detailed Operation in DCM 
Figure 3.7 shows the main transformer primary winding voltage and current wave-
form in greater detail. The following sections describe the waveforms using equa-
tions derived from the simplified equivalent circuit diagrams during each interval 
(Figure 3.8). As the waveforms are symmetrical about the half period (T 0 .5 ), it is suf-
ficient to describe the operation of the circuit considering only the first half period. 
Active Interval (to - t1 ) 
When diagonally opposite MOSFETs TA and TD are switched on, current rises in 
the transformer primary as the primary inductors charge. Power is actively being 
transfered from the converter's input to its output. 
'pri(Pk) = 
(1/p - V 	
\ 
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Figure 3.6: Phase Shifted Bridge with Capacitive Filter Topology and Operating 
Waveforms 
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Figure 3.7: Voltage and Current Waveform for PSBCF (DCM) 
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(c) Passive Interval (tia - t2) 
Figure 3.8: Circuit Representation for PSBCF during DCM Sub-Intervals 
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(t1 —t0) = d.T05 	 (3.11) 
In the PSBCF the L,, is the total value of inductance located in series with the main 
transformer between the legs of the full bridge. This includes the leakage inductance 
of the transformer, 'teak,  and any additional value of inductance required, Ladd- 
Active—Passive Transition Interval (t1 - ti a) 
When MOSFET TD is switched off, the inductor current continues to flow, charg-
ing up the output capacitance of TD and discharging that of TC, hence, lowering 
Vd s (Tc) to zero, preparing TC for zero voltage turn-on. This interval can be repre-
sented by the sub-circuit shown in Figure 3.8b and the voltage waveform described 
by Equation 3.12 (derived in a similar manner to Equation 2.8). However, due to the 
additional voltage source, not present in the resonant sub-circuit of the conventional 
PSB converter, an additional (V - V) - (V1 - cos WCD(t - t 1 ) term is 
present in Equation 3.12. It can be shown that this additional term is always posi-
tive and makes it easier for the circuit to achieve ZVS when compared to a resonant 
sub-circuit without the voltage source. Therefore, if the amount of inductive energy 
stored is greater than the capacitive energy required to charge the MOSFET output 
capacitance to the input voltage, ZVS can be achieved. 
If ELprt > ECOSSCD 




WCD = ( 3.13) 
I-PTtCCD 
ZCD 
=_LP  1 	
(3.14) 
and 
tlatl 	/LP CcD 	 (3.15) 
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If the stored inductive energy is much greater than the stored capacitive energy, the 
inductor can be modelled as a constant current source using linearised Equation 3.16. 
If ELt >> ECossCD 
	




Passive Interval (tia - t2) 
During the passive interval, current continues to circulate in the upper half of the 
bridge (through MOSFETs TA and TC) and both the transformer primary and sec-
ondary. This interval begins when either the midpoint of the AP leg has been clamped 
to the high voltage supply line and current is flowing through the body diode of TC 
or when TC is switched on if ZVS does not occur. Although energy is still being 
transfered to the converter output, this is coming from the energy stored in the pri-
mary inductors and not from the input supply. As a result the inductor currents fall 
linearly as the inductors discharge. 
'prt(Pk) (3.17) t2tlaLprj 
v' Out 
Zero Current Interval (t2 - t3) 
When the inductor current has fallen to zero, it stops flowing with the transformer 
and resonant inductor reset awaiting for the the same operation to occur in the op-
posite direction in the second half of the switching cycle. 
Average DCM Currents 
The current in L p,i is averaged by averaging the various sub-intervals within half a 
switching period when operating in DCM. An assumption is made that the resonant 
transition intervals are negligible in comparison to the overall switching period. 
From t0 - t1, solving for It(pk): 
'pri(Pk) = ( vUi. V'out) 	 (3.18) 
Lpnt 
From ti - t2, solving for dtatt  (assuming that the AP transition interval is negligible): 
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tt = t2 - ti 	
(3.20) 
T0•5 
Averaging for half the period, the averaged input DC current, I p Tj . and the averaged 
output DC current reflected back to the primary side of the transformer, 'ec,  are: 
1 
Tprt 	Win ' )d2 I_ 	 (3.21) 
	
- 	'  
'-pri 
I' _(Vin _V ut )d2 _
TøsVtn (3.22) 
i 
sec - 2 	 Lprt-v o1ut 
Assuming the converter is lossless, the equations balance out as: 
I 	V 1 _ati - out 	 (3.23) 
1sec 	Vin 
From Equation 3.22, an equation can be obtained which links the converter's output 
power to input conditions (Equation 3.24). 
Pout = isl ecVout = . 	- Vut)d2T5Vm (3.24)Lpri 
35.2 Detailed Operation in CCM 
Figure 3.9 shows that the PSBCF operates with a few key differences when operat-
ing in CCM instead of DCM. A power recovery interval exists at the start of the 
switching cycle (t0 - t1 ). 
Power Recovery Interval (l - t1) 
During this interval, the converter is returning energy stored in LpTi,  at the end of the 
last half cycle (t0), back to the supply. This allows to reset as t p,j gradually goes 
back to zero. The power recovery interval steals duty, dprec (Equation 3.26), from 
the overall duty, d, of the converter and it is this property that provides the converter 
with a power limiting feature. 






Figure 3.9: Voltage and Current Waveform for PSBCF (CCM) 
V + 	= 	
_ prt(tO) 
(3.25) 
dpr ec T05 
dprec = 
ti - to 	
(3.26) 
T0•5 
Active Interval (t1 - t2) 
This interval is similar to that found in DCM operation with the exception that it 
starts at a later time with a reduced duty value. 
V. —V' - 	
'prt(Pk) 
rn 	out - 
(d - dprec)T. 	
(3.27) 
Active—Passive Transition Interval (t2 - t2) 
Again, this section operates in a similar manner to that found in DCM. However, 
since current values are naturally higher in CCM than in DCM, it is acceptable use 
the linearised equations to describe the waveforms. 
t2a - t2 = CAB 	 (3.28) 
'pri(Pk) 
TC 0 V/ Out 
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(e) Passive—Active Transition Interval (t2b - t3) 
Figure 3.10: Circuit Representation for PSBCF during CCM Sub-Intervals 
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Passive Interval (t2a - t2b) 




prt 	(1 - d)T0. 	
(3.29) 
Passive—Active Transition Interval (t2b - t3) 
With a now reduced current, 1prt(t2b),  ZVS might still be achievable due to the large 
employed by this circuit design. 
Average CCM Currents 
Solving for the various points on the graph, the following results are obtained: 
+V 












2 	Vin  
Averaging for the intervals: 
'prt(tOtl) = 1. dprectprt(tO) 	
(3.33) 
1 	 ______________________ out 
'prt(tOtl) = - 
( d . V - v/ )2 
8 T (V + out 	 (3.34)
LpTi 
'prt(t1t2) = 1  . (d - dprec)Iprt(Pk) 	 (3.35) 
out' 
'prt(tlt2) = . To.s(v - V' 	
(d . v + v' 2 




'pri(t2t0) = 	. ( 1— d)(Ipt(pk) +lpt(tO)) 	 (3.37) 
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1 
'prt(t2tO) = - Tø.(d V 	' 
2) (1 - d) - V out 	 (3.38) 2 LpTivin 
To calculate the average currents for V: 
'pri. = 'pri.(t1t2) - 'p-rt(tOtl) 	 (3.39) 
1 	(2d.V—d2V 	V' 2' Ut out ' 	 ( 3.40) 'Pr. = ToSV tL 
and the secondary currents reflected back to the primary: 
= 'pri(tOtl) + 'pri.(tlt2)  + 'prt(t3tO) 	 (3.41) sec 
I' 	= 	. To.  . 	 (3.42) sec 
3.5.3 Deficiencies 
If large MOSFETs are used to withstand short-circuit currents, the converter with a 
capacitive filter will suffer from a slightly increased duty loss to allow for the res-
onant Active—Passive Transition Interval. As MOSFET C 0 is proportional to the 
MOSFET die size, a larger is required to achieve ZVS. The natural resonant 
frequency of the resonant LC circuit is then reduced, requiring a larger AP transition 
interval to charge the Coss  to V. 
As the passive—active leg undergoes ZCS at turn-on, charge dumping occurs each 
time TA or TB switches. Thus as frequency increases, the losses will increase and the 
effective duty is reduced. 
Drain 




C C, s ;;F 	I IIRb 
Source 
Figure 3.11: Equivalent Circuit Showing C Turn-on dt 
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Further problems can arise due to 'cross-conduction' (two transistors in the same leg 
conducting simultaneously) when operating the converter at high frequencies without 
ZVS. When charge dumping occurs the MOSFETs experiences a very high 9Y. For dt 
example, if TA turns on without ZVS, there will be high AY across the drain and dt 
source, Vd, of TB. From Figure 3.11, it can be seen that the capacitive components 
of the MOSFET will start to pull Vd,  to V. In addition, VgS(TB) will be pulled high. 
This may cause TB to turn on and cross-conduction to occur if Vgs(TB) exceeds the 
MOSFET's threshold voltage. 
This can be avoided by either ensuring that the reverse recovery 	characteristic of dt 
the MOSFET is high enough or that the turn-on speed of the MOSFET is limited 
to prevent the high 	rise. In addition, by ensuring that all MOSFETs undergo dt 
ZVS, cross-conduction caused by high 	can be avoided as the rate of voltage rise dt 
is limited by the resonant components. 
The inductor added to make the converter resilient to short-circuits must be rated for 
the short-circuit current. If the core saturates during a short-circuit its inductance will 
reduce causing a cascade short-circuit. Thus the inductor core design area product 
must be over-rated to store the energy during peak short-circuit current, 1sc,  and not 
just for normal operating currents. This is also true for the large input choke used by 
the current fed bridge converter. 
The large input choke in the normal current fed bridge can only slow down the 
rate of rise of current. The maximum peak current is limited only by internal para-
sitic impedances. However, with the PSB, the currents are limited by the switching 
frequency of the converter together with the inductance due to the bipolar voltage 
waveforms seen by the inductor. 
The requirements for rating the inductors for the short-circuit condition make it dif-
ficult to design a gapped ferrite core inductor. Molypermalloy Powder (MPP) cores 
are a good choice although they were designed to be operated at lower frequencies 
for optimum efficiency due to core loss. Air core inductors are a good alternative as 
they cannot saturate and do not suffer from magnetic core losses. The overall size of 
the inductor does not change when Is  changes. Unfortunately the AL value of air is 
low and a larger inductor results. A major disadvantage of using air core inductors is 
that by not using a magnetic material to contain and direct the magnetic flux, large 
EM radiation results. At high frequencies, this is especially serious for applications 
such as airborne radar systems where EM radiation must be limited as it is likely 
to interfere and disrupt the operation of sensitive equipment on board. The use of 
a toroidal air core inductor would force the flux to flow within the donut shaped 
toroid and reduce leakage flux radiating EMI. A better solution is to contain the air 
core inductor in a magnetic material to prevent the flux from straying out. However, 
this means that the size and weight of the inductor will increase. In addition, any 
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high frequency flux flowing within the container will cause eddy current losses. 
3.5.4 Operation Under Extreme Conditions 
When the converter is operated under extreme conditions, such as output short-
circuits, the PSB may sometimes fail [60, 61, 62]. This phenomena is caused by the 
MOSFET failure. Normally MOSFETs are designed to conduct current in the direc-
tion from drain to source (N-type MOSFET). However, the PSB utilises the MOSFET 
body diode to allow current to flow in the opposite direction. Figure 3.12 shows what 
happens in MOSFET TD before and after ZVS occurs. 
ids(TD) 
r 
Vds(TD) 	 I 
	
I 	 I 
I 	 I 
I 	 I 
I t 
t1 t1 	t2 	t3 	 t4 
Figure 3.12: Reverse Recovery Time for MOSFET Body Diode 
Just as in Figure 3.7, the AP transition begins after TC switches off at t. Vds(TD) 
falls to zero by tl ,, and is clamped at zero by the forward conduction of the body 
diode (shown by the negative ids(TD) current) allowing TD to turn on under ZVS. 
Current continues to flow in the diode until t2 when current stops flowing except for 
the reverse recovery current (shown in fine dotted lines). At t3, TA turns on and the 
direction of current flow begins to change, assisting the diode to recover. 
The different reverse recovery lines shown in Figure 3.12 represent MOSFETs with 
different reverse recovery times. Reverse recovery is achieved when forward current 
passes through the drain-source channel creating a voltage drop across the PN junc-
tion, allowing the minority carriers in the PN junction to recombine. This is shown 
in Figure 3.7 by the dotted waveform falling back to zero again. 
The body diode of the MOSFET is a parasitic diode and is not normally used due 
to the long reverse recovery time. When the body diode is used, it must be allowed 
to fully recover before a reverse voltage is applied at t4 or else the body diode will 
undergo reverse conduction and breakdown. Diodes with short reverse recovery 
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times allow the converter to operate at higher frequencies and with smaller duties. 
Reverse recovery time for the body is inversely proportional to the input voltage 
[62] and should not pose a problem when supplying high powers operating from 
a high input voltage. However, the parasitic diode is inherently a poor performing 
diode compared to discrete diodes, although manufacturers have begun designing 
MOSFETs with fast recovery body diodes for specific use in ZVS converters. 
Although reverse recovery times are reduced as the diode forward currents are re-
duced, the MOSFET might still not conduct forward currents for long enough to 
allow the body diode to recover before being forced to block the full input voltage. 
This will cause the MOSFET to continue conducting when the opposing MOSFET 
on the same leg is about to turn on, resulting in cross-conduction. This might occur 
when the converter is experiencing an output short-circuit and has reduced duty to a 
minimum or is operating at low loads with extremely low duty. 
Conduction of the MOSFET body diode can be avoided using discrete diodes around 
the MOSFET to steer the current away. However, the diode in series with the MOS-
FET (blocking reverse current) will add to conduction losses when allowing current 
to flow in the normal direction. Another possible solution it to accurately turn on 
the MOSFET just before ZVS is about to be achieved. If this could be achieved at, 
say, turn on at vDs = 1, that will mean only 1 C• 1 2  joules is dissipated. Conduc-
tion losses will also be lowered as the currents will only conduct through the more 
efficient Drain-Source channel. 
3.5.5 Improvements to the PSBCF 
As the PSBCF operates with the PA leg utilising ZCS, it is inherently less efficient 
than if it were to operate with ZVS. The two passive auxiliary circuits designed for 
the conventional phase shifted bridges were the LDD and LCC auxiliary circuits. 
These circuits generally use the inductor to keep current flowing around the PA leg 
until the PA transition when the current is used to charge or discharge CAB. 
3.5.6 LDD Auxiliary 
ZVS can be achieved by adding an auxiliary circuit with two diodes, Dauxl  and 
and an additional inductor, L aux .Laux is connected between the midpoint 
of the PA leg and. Lp rt . This allows currents to circulate through the MOSFETs on 
the PA leg, '-aux  and the auxiliary diodes to achieve ZVS after current in L pTi has 
fallen to zero. However, due to the higher circulating currents, conduction losses 
increase. Turn-off losses also increase due to the increase in circulating currents. 
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Figure 3.13: PSBCF with LDD Auxiliary Circuit 
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Operation of the LDD Auxiliary 
Recovery Interval (t0 - t1) 
At to ZVS has been achieved for TA. TA is now switched on and due to the change 
in polarity of voltage across T-aux  the current through Laux, tLaux, starts to change 
direction. The gradient of the current change can be determined using Equation 3.43. 
diLaux 
- 
Vi 11 (3.43) 
dt - '-aux 
The current continues to rise until it reaches tLaux(tl) tLaux(tl) is determined by 
the 'RM  value of the auxiliary diode, D aux2, which was previously conducting (Fig-
ure 3.14). During this interval iLaux  has to go to zero before Daux2 can begin to 
recover and Vi, only appears across the transformer at t1 when D aux2 reaches its 
peak recovery current value. This is shown in voltage and current waveforms of a 
diode undergoing reverse recovery in Figure 3.14. This results in a loss of duty for 











 IIVR 	- 
Figure 3.14: Diode Voltage and Current Waveforms During Reverse Recovery 
t i — to 
d10 = 	 ( 3.44) 
TO. 5 
tL aux (tO) 
t1 - to 	dtLpux + 	 ( 3.45) 
dt 
The ratio of tb to ta, S, is also known as the 'softness' factor (Equation 3.46). [63] 
provides formulas to estimate S, TRM,  recovery charges (Q,.) and t rr ,parameters 
which are often missing from manufacturers' datasheets. 
S = 	 (3.46) 
ta 
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As 	is fixed by the inductor, the peak recovery value depends on S and Q1-. Thus, 
it is better to select a soft diode with low recovery charges to minimise the duty loss 
and keep circulating currents to a minimum. 
First Active Interval (t1 - ti a ) 
During this interval, current in L p,i is being charged up after D aux2 has recovered. 
During this time, Laux(t1)  continues to circulate around TA, L aux and 	As 
the current builds up in [ pri it approaches tLaux(tl)  which occurs at t1. 
Second Active Interval (t1 a - t2) 
At tia,  the current flowing in D aux i has dropped to zero and the currents now flow 
through TA, Laux , '-prt and TD, satisfying LpTi = Laux(t1). Current in L p,i now 
rises at a rate determined by the summed primary and auxiliary inductance value 
(Equation 3.47). 
- (Vt1—V) (3.47) 
dt - ( 1-aux + '-pri) 
Active—Passive Transition Interval (t2 - t2 a) 
The AP transition interval is again similar to that of the PSBCF without any auxiliary 
circuit. Equations 3.12 to 3.16 can be used to describe the waveform with the excep-
tion that the resonant inductor value of LpTi  be replace with (L aux  + [-pi-t). 
TC should be able to switch on with ZVS due to the high levels of current flowing 
through the summed resonant inductance by t2a. 
Passive Interval (t2a - t2b) 
During the Passive interval, the currents in the two inductors are free to take their 
own values again. t ramps down as with the PSBCF without auxiliaries while 
LL aux circulates around TA, Laux and D auxi. 
Passive—Active Transition Interval(t 21, - t3) 
Depending on the value of L aux chosen, the voltage waveforms for the PA transition 
can be obtained by modifying Equation 2.8. MOSFET capacitance values are those 
of the PA leg and the resonant inductor is now L aux instead of Lpri- 
CHAPTER 3. AIRBORNE TWT RADAR POWER SUPPLIES 	 56 
Effective duty is reduced due to the reverse recovery of the auxiliary diodes with Laux 
limiting dtaux•  Therefore using fast recovery 'soft' diodes with low recovery charge dt 
helps reduce duty loss. A PSBCF converter can be simply modified by adding the 
additional required components to an existing PSBCF design. A minimum value of 
Laux should be used to avoid disrupting the converter circuit's operation. If the duty 
loss caused by the auxiliary is unacceptable, it can be compensated for by reducing 
the value of Lpri  by an appropriate amount such that the overall power capability 
of the converter remains the same. As the energy stored within is determined 
by the peak current in LpTi  (Equation 3.48), a minimum load is required for the 
converter so as to stored enough energy in '-aux  to overcome the energy stored in 
CAB (Equation 3.49) for ZVS to occur. d for the minimum load can be calculated 
using Equation 3.24 and 'prj(Pk)  can then be calculated using Equation 3.49. 
EL aux  
1 	j2 
	
= Laux ri( t2 a ) 	 ( 3.48) 
LauxI rt(pk) > CABV 	 (3.49) 
Equation 3.49 must be satisfied for soft switching to occur. 
If the minimum value of inductance is used, duty loss is reduced and more power is 
obtained from the converter. The maximum amount of inductance is determined by 
the reverse recovery characteristics of the diode, which in turn determines the duty 
loss. 
3.5.7 LCC Auxiliary 
An alternative LCC auxiliary circuit can be used to assist the PA leg achieve ZVS. 
The LCC auxiliary circuit is attached to the PA leg as shown in Figure 3.15. 
Operation of the LCC Auxiliary 
The PSBCF with LCC auxiliary circuit operates in a similar manner to the PSBCF. 
This is because the current in L aux flows only through the MOSFET on the PA leg 
and not through the transformer, thus the auxiliary circuit does not affect general 
operation except during the PA transition interval. 
Road 
10 identical sections stacked 
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Figure 3.15: PSBCF with LCC Auxiliary Circuit 
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Passive—Active Transition Interval (t0 - t1) 
As MOSFETs on the PA leg operate with approximately 0.5 duty, the voltage wave-
form developed across will also be 0.5 duty waveform with an amplitude of 
V1 /2. Therefore, the current in L aux at to , can be approximated in Equation 3.50. 




A sub-circuit representation similar to that in Figure 3.8b can be derived for this in-
terval with a voltage source of V/2 and Lau,  as the resonant inductor. As with 
the previous analysis, if L aux stores enough energy to charge both the MOSFET out-
put capacitances and transformer distributed inter-turn winding capacitance, Cdts t, 
then ZVS of the Passive—Active leg MOSFETs is achieved. Therefore, the value of 
Laux can be calculated using Equation 3.52 assuming that there is a 20% spread in 
capacitance values. 
Laux> (CABV 
+ CdtStVccttt2) x 1.2 	 (3.51)Ln 
V1T05 )2 
4Laj 
(V TO.  s j2 
faux < 
(CABV + CdjsfV t2 ) x 4.8 	
(3.52) 
The two input capacitors can replace the input bulk capacitors which are required 
to filter out the input voltage ripples and hold up the input voltage in case of any 
disruptions. 
3.6 Chapter Summary 
A brief introduction to the TWT radar is given in Chapter 3. The general pulsed load-
ing patterns, voltage and current requirements for a pulse TWT are also presented. 
Stringent requirements for the TWT radar power supply such as noise coupled from 
the power supply to the radar and the TWT's arc prone nature due to its construc-
tion and high voltages present were also discussed. The operation of the current-fed 
bridge converter, presently used by BAe Systems, is presented. To reduce the effects 
of coupled noise from the radar's power supply, it is preferable to synchronise the 
switching of the converter to the radar's pulse to enable the effects to be better fil-
tered. Unfortunately, due to the hard switching employed by the CFB, the converter 
is unable to switch at the high frequencies of the radar pulses. To avoid damage to 
the radar power supply, the converter utilises a' large input choke to limit the rate of 
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current rise in event of a short-circuit. However, this requires the use of an additional 
over-current sensor, as this method does not actually limit the maximum short-circuit 
currents. 
Chapter 4 
Method of Design 
4.1 Background 
A method of designing the PSBCF was created in order to get a proper function-
ing PSBCF converter which takes into account the input, output power requirements 
and component specifications. This requires the converter to be analysed to deter-
mine is output power capability, and to optimise this by limiting short circuit current 
and component stress while maximising output power and switching frequency. Fol-
lowing this, the other components of the converter are discussed, i.e. MOSFETs, 
transformers, inductors, capacitors and others, to determine the best choice of com-
ponents for use in the PSBCE 
4.2 Determination of Operating Conditions 
4.2.1 Power Limitation 
A feature of the Phase Shifted Bridge with capacitive filter is that it can be designed to 
limit power output during output faults. Therefore, the maximum power output of 
the circuit needs to be defined before designing the circuit. In this project, a prototype 
converter was built with the following specifications. 
• V0 : 1 kV 
• V:37OV 
• Po t: 1 kW 
• f, : 250 kHz 
WE 




Figure 4.1: Converter Output Power at Various Modulation Index and Duty 
A 3D graph (Figure 4.1) shows how output power varies against the modulation 
index, M, and converter duty, d. Modulation index, M, is defined as: 
M = Yt 	 (4.1) 
Vin 
M is an important factor as observed from Figure 4.1, the maximum output power is 
determined by the correct selection of M. The horizontal plane shown on the graph 
shows the 1 kW minimum output power requirement of the converter. 
The converter operates in DCM, on the left hand side of the figure, where M > d. 
Output power increases exponentially as duty is increased up to the boundary con-
dition (M = d). In CCM (right hand side of the figure), where M < d, output power 
continues to increase with duty and is limited when d = 1. Figure 4.1 shows that 
maximum power output can be achieved with a modulation index of 0.5 in CCM. 
From the previous chapter it is shown that it is preferable to operate in DCM due to 
current being returned to Vi, when operating in CCM during t o -ti (Section 3.5.2). 
The power limitation can be seen in Figure 4.4, where V0 is held constant, and duty 
is plotted against 'out  (normalised to the boundary condition current, 'BC).  (Plots of 
various M values are overlaid on the same graph) Figure 4.4 also shows that the con-
verter can achieve a greater range of output power in DCM than in CCM provided 
an optimum modulation index is used. 
By holding Vi, constant, Figure 4.5 again shows the power limitation imposed on 
the circuit as the operation moves in the CCM region. 
0 
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M 	 d 
Figure 4.2: Converter Input Current at Various Modulation Index and Duty 
M 	 - 	 d 
Figure 4.3: Converter Output Current at Various Modulation Index and Duty 
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Figure 4.4: Characteristics of PSBCF Converter when V 01 is Held Constant 
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Figure 4.5: Characteristics of PSBCF Converter when Vj, is Held Constant 
CHAPTER 4. METHOD OF DESIGN 	 64 
Figures 4.1, 4.4 and 4.5 all show that the choice of M is crucial in determining 
output power. As it is preferable to operate the converter in DCM, the maximum 
power output is defined as the maximum amount of power the converter is able to 
output in boundary condition, PBCmUX,  which avoids CCM. 
Figure 4.6 shows the current in the primary inductance, L p,i, at the boundary condi-
tion. 
tpri 
Figure 4.6: Graph of ip,j at Boundary Condition 
Considering only half of the cycle at the boundary condition, Equation 4.2 describes 
how 	forces ip,j to fall to zero during the passive interval. 
0— Ipi(Pk) 
-v' 
= L (1 - dBC)TO.S 	
(4.2) out 	pri 
Average inductor current and duty at boundary condition, 'BC  and dBC,  are defined 
as follows: 
'BC = O.Slprt(Pk) 	 (4.3) 
dBC==M 	 (4.4) 
Equation 4.2, obtained from Figure 4.6, can be re-expressed as in Equation 4.5 by 
replacing dB  and V 	according to Equations 4.4 and 4.1. 
'BC = 
(1 - M)MVmT0.5 
2Lpri 
(4.5) 
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Multiplying Equation 4.5 by 	as defined by Equation 4.1, the power obtained, 
P.-,ABC, at the boundary condition in various setups can be determined (Equation 4.6). 





As the converter is designed to withstand output short-circuits, a maximum allowable 
peak short-circuit current, 'Sc,  must be assigned. The value of 'Sc  then determines 
the value of LPTj  required (Equation 4.7). 
VT0 5 
'-pri = 	 (4.7) 
'Sc 
By substituting Equation 4.7 into Equation 4.6, P0tBc  can be defined independent 




Vtn Isc 	 (4.8) 
Equation 4.8 can be redefined as Equation 4.9, 
PoutBc = KScBc . Pc 	 (4.9) 
where KScBc describes how the output power capability changes with a different 
modulation index (Equation 4.10). 
(1 - M)M2 
KScBc = 	2 
(4.10) 
Psc (Equation 4.11) is the short-circuit power which describes the theoretical capa-
bilities of the selected MOSFET, by substituting Vi, with VDSS (MOSFET maximum 
reverse blocking voltage) and 'sc  with 'DM  (MOSFET maximum peak pulsed cur-
rent). 
Psc = VjIsc = VDSSIDM 	 (4.11) 
By differentiating Equation 4.10 and setting to zero, an optimal modulation index 
can be found, M 0 (Equation 4.12), giving a maximum value of KScBc  (Equa-
tion 4.13). 
mopt = 	 (4.12) 
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M. 
KSCBCmaX = 	 (4.13) 27 
This can be confirmed by plotting a graph of KSCBC  against M, Figure 4.7. In 
addition, this graph also shows power drops more rapidly when M > M 0 than 
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Figure 4.7: Graph of KSCBC  Against M 
This design assumes a worst case situation, in which the duty increases to a maximum 
of 1 when the short-circuit occurs thus giving a maximum peak +ISC ax for an 
initial few cycles (Figure 4.8). This creates an asymmetric current transfer condition 
which would not allow the main transformer to reset at the end of the switching 
cycle. The resultant DC offset voltage on the transformer will cause the transformer 
to saturate with time and a DC blocking capacitor, Cbt 0Ck, is required to prevent 
any DC voltage from building up in the transformer primary winding. Cbt OCk is 
also required when designing the converter to operate with voltage mode control 
as it will prevent any DC offset voltage from building up during normal operation 
where minor duty fluctuation might cause the peak current during each half of the 
switching cycle to be unequal. After a few cycles, the peak currents falls to ± 
at the start and end of each half cycle. The actual peak current value should be less 
because at the onset of the output short-circuit, the output voltage is held up by the 







Figure 4.8: L p , i Current and Converter Duty for Worst Case Output Short-
circuit 
output filter capacitors for a few cycles, depending on the value of the capacitors, as 
it discharges through a low but finite short-circuit impedance. This slows down the 
duty rise to 1 for a few cycles under voltage mode control, allowing the DC blocking 
capacitor to rebalance the currents to + 'SCnpx  (assuming the control circuitry has no 





Solving for the given specifications using a turns ratio of 4 gives 'Sc = 36.5 A. 
Calculating the average primary input currents during an output short-circuit (Equa-
tion 4.15) gives 2.7 A which, assuming that this occurs at the boundary condi-
tion, (Equation 4.16) gives the peak full load current 'n(Pk) = 8 A. 
Pout 
'in = 	 (4.15) 
VjI11TLQX 
2P.ut  
(4.16) htn(Pk) = Vt
nax dBc 
4.3 MOSFET 
From Equation 4.17, an initial selection of MOSFETs can be made with the output 
power pre-defined. Conversely, with a given MOSFET, the maximum output power 
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Manufacturer MOSFET Model Package V055 'DM 10250 Psc PBCTRaX 
(V) (A) (A) (kW) (kW) 
IR IRFPS43N50K Super-247 500 190 47 23.5 1.741 
IR IRFP354 T0-247AC 450 56 14 25.2 1.867 
IR IRFP36OLC T0-247AC 400 92 23 36.8 2.726 
APT APTS0I4BFLL T0-247 500 140 35 70 5.185 
APT APT50M5OL2FLL T0-264MAX 500 356 89 178 13.19 
IXYS IXFH3ON40Q 10-247 400 120 30 48 3.556 
LXYS D(FXSSNSO ISOPLUS247 500 220 55 110 8.148 
Infineon SPW20N6OS5 P-T0247 600 40 20 24 1.778 
IR - International Rectifier 
APT - Advanced Power Technology 
Table 4.1: Survey of MOSFETs from Three Manufacturers 
of the phase shifted bridge with capacitive filter can be determined. 
Re-evaluating PoutBC  gives: 
Po tBc = VDSS 'DM 	 (4.17) 27 
Table 4.1 shows a sample of MOSFETs from three manufacturers and their capabil-
ities. It also includes the ideal maximum power output possible, PBCITLUX,  of each 
MOSFET. Current ratings are inversely proportional to the RDSOT  values as the cur-
rent carrying capacity of the MOSFET is determined by the ability of the MOSFET to 
dissipate the heat generated (values given by manufactures consider only conduction 
losses) by RDSOT within the given MOSFET packaging. Due to KSCBCmaX  being 
only , this implies that the normal operating currents should easily fall within rec-
ommended operating MOSFET drain currents 'D25°  and 'D 1000 (ratings of MOSFET 
drain currents at case temperature of 25°C and 100°C respectively). This is due to 
the fact that the converter is overrated to survive an output short-circuit. However,  
it is still important to ensure appropriate heatsinks are used to keep the MOSFET 
junction temperature below the maximum rated junction temperature in case of a 
prolonged output short-circuit. 
The current readings are only valid at a temperature of 25'C. A more useful value 
to take would be the values at 100°C, however not all MOSFET manufacturers pro-
vide such information. By overrating the MOSFETs to withstand 'sc,  the MOSFET 
RDSO, value tends to be very small, thus minimising overall conduction loss. 
To avoid the converter failing due to the MOSFETs as described in Section 3.5.4, it is 
advisable to use MOSFETs with fast intrinsic diodes designed to have short recovery 
times. One such MOSFET is FREDFET (Fast Recovery Epitaxial Diode Field Effect 
Transistors). These MOSFETs have intrinsic diodes which recover more quickly than 
ordinary ones, e.g. Figure 4.9 shows the reverse recovery currents for a FREDFET 
by International Rectifier (IRFPS4ON50L), another FREDFET by company A and a 
standard MOSFET [62]. The use of MOSFETs with fast recovery body diodes allows 
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the converter to extend its operation to higher frequency and minimises the failures 
when operating at low loads. 
. ..... .... . 
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Figure 4.9: Body Diode Reverse Recovery Comparison 
The MOSFET chosen for the initial prototype was SPW20N6OS5 by Infineon as these 
were easily available and relatively cheap compared with other MOSFETs. Several 
units of the other MOSFETs were obtained for efficiency comparison. 
4.3.1 Determination of Coss  
The MOSFET output capacitance, C oss is a combination of the drain-source capaci-
tance, Cd, and the drain-gate capacitance, Cdg (Equation 4.18). 
	
Coss = CdS + Cd g 	 (4.18) 
It is necessary to use the value of C oss and not CdS  for calculation because inductive 
currents are charging both Cd S and Cd g  to raise the Vds  to Vi, for ZVS. In addition, 
as these parasitic capacitances are based on stored charges within the MOSFE'T C oss  
depends on V. This means that the value quoted on data sheets might be inaccurate. 
It has been generally accepted by industry that the effective value of C oss , when used 
in a ZVS manner, can be estimated approximately by Equation.4.19. The derivation 
of this equation is shown in Appendix B. 
4 
CossEquivatent = j Coss D ataSheet 	 (4.19) 
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Figure 4.10: Test Setup for Measuring MOSFET C oss  
To measure the MOSFET's C oss , a test circuit should be set up as shown in Fig-
ure 4.10 [64]. This simple test circuit can be obtained by modifying the Phase Shifted 
Bridge converter, replacing the transformer with 100 kO resistor, removing MOS-
FET TC and replacing the gate circuitry of MOSFET TD with a 10 111 resistor. By 
measuring the Vds waveform for MOSFET TB and MOSFET TD, a step waveform 
for MOSFET TB can be observed and a RC charging waveform for MOSFET TD. 
By measuring the time taken for Vds on MOSFET TD to reach 80% Vi, the effective 
Coss of the MOSFET can be calculated. - 
Vds(TD) = 0.8 . Vm = V,(1 - e_t8ts) 	 (4.20) 
co s
s = -_____________ 
(4.21) 
R loge (0.2) 








As the input voltage is required to be stepped up many times to achieve the high 
output voltage, it is preferable to keep the primary turns ratio to a minimum to 
reduce overall physical size of the transformer and also to reduce conduction losses. 
Using Equation 4.12 and 4.1, the ideal value for is 247 V and turn ratio is 
4.05. However, as the transformer can only have an integer number of turns, it is not 
always possible to achieve M opt . Figure 4.11 shows how PoutBC  varies with turns 
ratio. As shown previously in Figure 4.7, output power decreases gradually as M 
decreases from the optimum, hence, it is better to use the turns ratio at or above the 
optimal rather than to use a turns ratio below optimal, especially in cases where the 
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Figure 4.11: Boundary Condition Power Output at Various Transformer Turns 
Ratio 
A transformer can be made from 2 U-cores with the primary and secondary windings 
located on opposite limbs (Figure 4.12). Due to the large leakage magnetic field cre
ated by locating the windings on opposite limbs, the resultant leakage inductance is 
200 .tH. This excessive leakage inductance made this form of transformer unsuitable 
for the converter. 
The transformer has to be designed to avoid core saturation. This is done by keeping 
the flux deviation low (±10% of the saturation flux density at 100°C, B, t100.). This 
reduces hysteresis core losses which would heat the core causing B s at to decrease. 
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Figure 4.12: U-core Transformer with Excessive Leakage Magnetic Fields 
The final core chosen was an EE core made from 2 Ferroxcube E65/32/27 cores of 
3F3 high frequency ferrite material (Table 4.2). 
4.5 Inductor 
To optimise the design, it is best to select the largest inductor value which allows 
the converter to give the required output power while limiting the maximum peak 
currents that the switches have to conduct (Equation 4.14). The inductor will then be 
at a minimal physical size as size is proportional to the maximum amount of energy 
it can store (EL = LaddIc). As discussed in the previous chapter, it is important to 
rate the inductors using jsc,  to calculate the cross section area required of the core, 
to ensure that the inductor does not saturate when an output short-circuit occurs. 
From Equation 4.14, the necessary L p,j required for the converter is 20.27 ILH. Due 
to locating the inductor next to the transformer and driving it with an AC source, the 
losses for the inductor are AC core and winding losses as it does not carry any DC 
current. Due to the high energy storage requirement during a short-circuit condition, 
inductors designed using normal ferrite cores were found to be unsuitable as the air 
gap required for storing the energy is found to be too large. Ferrite inductors should 
not be designed with large discrete air gaps as the excessive fringing fields make the 
design non-linear and creates EM! problems. In addition, for prototyping purposes, 
toroidal cores are preferable as it is difficult to gap a ferrite core to the distance 
required. The most suitable core material was found to be a Molypermalloy Powder 
(MPP) core. MPP cores are are a type of toroidal core with a distributed air gap made 
of Nickel, Molybdenum and either iron or copper. It offers a compromise between 
traditional ferrites, which offers low hysteresis and eddy current losses when operated 
at high frequencies, and iron powder cores which offer high flux saturation, B s at i for 
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Parameter 	 Symbol 	Value 
Core E65/32127 
Material 	 3F3 
Effective volume Ve 79000 mm-3 
Effective length le 147 mm 
Effective area A e 540 mm2 
Minimum area ATnin 530 mm  
Mass of core half in 205 g 
Inductance Factor AL 7300 ± 25% 
Effective permeability I.Le 1590 
Air gap 
Saturation flux density (100°C) B,,, tj00- C 330 mT 
Core loss at: 
Frequency f 100 kHz 
Peak Flux Density B 100 mT 
Temperature T 100°C 
Core loss < 10.5 W 
Frequency f 	400 kHz 
Peak Flux Density B 50 mT 
Temperature T 	1000 C 
Core loss 21 W 
Table 4.2: Data for Ferroxcube EE65/32/27-3F3 E-core 
Parameter Value 
Winding Primary 
Wire gauge 21 SWG insulated 




Wire gauge 21 SWG insulated 
Wire diameter 0.8 mm 
Strands 1 
Turns 44 
L eak estimate 0.33 IiH 
Table 4.3: Winding Data for Main Transformer 
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Parameter 	 Value 
Core Manufacturer 	Sprang Magnetics 
Part Number 55441 - A2 
Physical Charateristics 
Window area 427mm2 
Cross sectional area 199mm2 
Path Length 107.4mm. 
Volume 21300mm3 
Weight 171g 
Area Product 8.5cm4 
Outer Diameter 47.6mm 
Inner Diameter 23.3ntm 
Height 18.92mm 
Permeability 	 14 
AL (nHlturn2 ) 32 
Wire gauge 21 SWG insulated 
Wire diameter 0.8 mm 
Strands 4 
Turns 26 
Inductance estimated 19.9tH 
Table 4.4: Ladd  Design Data 
use in low frequency DC chokes. The design data for Ladd  is given in Table 4.4. The 
inductors for use in the LDD and LCC auxiliary circuits were also designed using 
MPP cores (Table 4.5 and 4.6). 
4.6 Output Capacitors 
The PSBCF converter depends solely on the output capacitors to smooth the output 
voltage. For conventional converters, a two stage LC filter is used provide output 
filtering. The current ripple is first filtered using the inductor then the voltage ripple 
is filtered using the capacitor. This provides low voltage and current ripple on the 
converter's output. However, in the pulsed TWT radar, the inter-switching-period 
voltage ripple is of secondary importance in comparison to the inter-pulse voltage 
ripple (Section 3.2.1). Therefore the capacitors must be sized such that the output 
voltage droop during a pulse must be within a certain limit ( 0.1%) so that the 
converter is able to charge the output back to the required output voltage by the time 
the next pulse is activated. 
If it is assumed that the TWT load is purely resistive and draws a constant current 
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Parameter 	 Value 
Core Manufacturer 	MMG Neosid 
Part Number Genalex G48V 
Physical Charateristics 
Window area 













Permeability 	 26 
AL (nHlturn2 ) 32.5 
Wire gauge 	21 SWG insulated 
Wire diameter 0.8mm 
Strands 	 2 
Turns 15 
Inductance estimated 	7.3pH 
Table 4.5: LDD Auxiliary L aux Design Data 
Parameter 	 Value 
Core Manufacturer 	MMG Neosid 
Part Number Genalex G56VH 
Physical Charateristics 
Window area 2.9681cm2 
Cross sectional area 67.9ntm2 
Path Length 79.8 mm 
Volume 542mm3 
Outer Diameter 33.02mm 
Inner Diameter 19.94mm 
Height 11.18mm 
Permeability 	 26 
AL (nH/turn2 ) 25.2 
Wire gauge 21 SWG insulated 
Wire diameter 0.8mm. 
Strands 2 
Turns 31 
Inductance estimated 24 uI-I 
Table 4.6: LCC Auxiliary L aix Design Data 
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Component Function Value 
CT Oscillator Timing Capacitor 220 pF 
RT Oscillator Timing Resistor 8.2 kfl 
Focs Oscillator Frequency 500 kHz 
CSS Soft Start Capacitor 2.2 nF 
T55 Soft Start Duration 1.1 ms 
RdetaiAB Delay Setting Resistor for PA leg 2.2 kfl 
TdetaAB PA Leg Delay Duration 0.23 lis 
RdetaijCD Delay Setting Resistor for AP leg 2.2 kfl 
Tdetaii CD AP Leg Delay Duration 0.23 jis 
Table 4.7: UC3879 Setup Data 
during the pulse. The output capacitors can be assumed to discharge according to 
the basic equation for a capacitor (Equation 4.22). 
dv 
'out = dt 
(4.22) 
On every TWT radar, a nameplate with the operating specifications of the radar lists 
the input voltage range. The difference between the upper and lower input voltage 
should be halved to give an appropriate safety margin and assigned to the dv value 
in Equation 4.22. The nameplate also lists the averaged operating current of the 
radar and this is assigned to lout. To ensure that the voltage sag does not exceed the 
lower limit, dt is assigned a maximum value calculated from the lowest PRF which 
the TWT is designed to operate. A typical value of the output capacitors at 25 kV is 
0.1 pF. 
The output capacitors for the prototype converter are sized such that the capacitive 
energy stored is equivalent to that stored on a fully rated 25 kV converter (Equa-
tion 4.23. This is to enable the start-up conditions to be tested on the converter, 
where the converter has to supply a large discharge output capacitor, which resem-
bles an output short-circuit. 
Cout 
= 0.1tF x 25kV2 
1kV2 	
= 66tF 	 (4.23) 
4.7 Other Components 
The Unitrode UC3879 control chip is selected for this converter design as it is de-
signed specifically for the traditional Phase Shifted Bridge topology [65, 66]. Com-
ponents used to program the UC3879 chip to operate the converter at the desired 
specifications are listed in Table 4.7. 
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Component 	Value 
Bootstrap Capacitors 1!.iF  tantalum capacitor (15 V) 
Bootstrap Diode 	UF4006 
Table 4.8: 1R2113 Setup Data 
In addition, as the UC3879 control chip did not provide enough driving capability 
for the MOSFETs, a high/low side driver chip from International Rectifier is used 
(1R2113). In addition to driving the MOSFETs, it provides the necessary isolation 
(up to 600 V) between the control chip and the high side MOSFETs TA and TC 
without using pulse transformers. The components required to set up the 1R2113 are 
as listed in Table 4.8. 
4.7.1 Resonant Transition Setting 
The delay timing for each MOSFET of the AP leg, calculated using Equation 3.15, 
is 109 ns (CAB 267 pF, Lp,j = 18.06 tH). However, a delay timing of twice the 
calculated value was used (2.2 kfl) so as to provide a better opportunity to observe 
the resonant transition interval for the initial prototype. 
Although the PA leg of the converter was expected to operate with ZCS turn-On, it 
was programmed with the same delay time so as to provide adequate dead time to 
prevent cross-conduction. 
A load sensing circuit can be used to replace the delay timing resistor so that the delay 
timings vary according to the load condition [45]. It is also possible to use automatic 
ZVS detection circuits between the MOSFET and driver circuitry which switch the 
MOSFETs on, when either the ZVS condition is detected or when the control chip 
drives it (Section 7.2.2). 
4.8 Chapter Summary 
In Chapter 4, a method of design for the PSBCF was presented. The converter is 
shown mathematically to limit output power when the operation moves into CCM. 
With this, the theoretical maximum output power of the converter can be determined. 
This is shown to be dependent on the input voltage, modulation index, primary in-
ductance and frequency. The converter is best operated in DCM as it avoids having 
power fed back to the converter inputs as occurs in CCM, which is how the con-
verter limits output power. The design is optimised for maximum power transfer at 
the boundary condition when the modulation index (M) is . Using this, the optimal 
turns ratio for the transformer can be determined. Using Equation 4.17 a prelim-
inary range of MOSFETs can be checked to see if the converter is able to deliver 
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the required output power at the boundary condition while still falling within the 
MOSFET maximum peak current specification, during an output short-circuit. 
Having narrowed the range of suitable MOSFETs, a final MOSFET with a minimum 
body diode reverse recovery time should be choosen. The MOSFET should have a 
low RDs on as a result of optimising the design for maximum output power with min-
imum short-circuit currents. A theoretical and experimental method of determining 
COSS is presented. 
Using Equation 4.7 to calculate the optimal value of primary inductance, short-circuit 
currents can be kept to a minimum while maintaining high output powers for the 
converter. If the switching frequency is too low then the converter will have an 
unreasonably high value of 'Sc  while maintaining high output powers. This design 
is optimised for maximum output power operating while maintaining best chances of 
survivability during an output short-circuit. If a short-circuit is unlikely, then smaller 
inductance values can be used to give higher output powers during normal operation. 
For this particular application, both the main transformer and series inductor should 
be overrated to withstand the short-circuit currents, as the converter depends on 
their summed inductance value for short-circuit protection. Although this results in a 
larger physical size, this is slightly compensated for as switching frequencies increase. 
The experimental converter is controlled by a UC3879 conventional Phase Shifted 
Bridge Controller by Unitrode and its MOSFETs are driven by two 12113 High-Low 
drivers by International Rectifiers. The converter was tested in open loop at 250 kHz 
with the transition delay duration set by simple resistors. UC3879 is able to accept 
an external signal to synchronise the switching to either another converter when 
operating in parallel with other converters for higher powers or for synchronisation 
with the radar's control circuitry. 
Chapter 5 
Modelling and Simulation 
Why use simulation? Engineers cannot afford to experiment on every single con-
verter by prototyping as it is both time consuming and cost ineffective. Therefore, 
simulation is a way to experiment with initial designs and reduce simple mistakes in 
a safe environment before the first prototype is built. Furthermore, some analysis 
can be performed by the simulation engineer without having to purchase additional 
specialist equipment. 
5.1 Computer Simulation 
The bulk of simulations in this research are carried out with a variant of the Simula-
tion Program with Integrated Circuit Emphasis (SPICE) package by OrCAD (PSPICE 
AD version 9.2). It has the ability to carry out mixed-mode simulations. This allows 
both analogue and digital circuits to be simulated at the same time which is useful for 
simulating analogue circuits utilising logic circuitry, which SNIPS consists of. OrCAD 
is tried and tested software (originally called PSPICE, produced by MicroSim Corp) 
and is available on the internet to download for a trial. However, other implemen-
tations of SPICE exist, each having slight differences in terms of components imple-
mentation (e.g. voltage/current sources, switches, and component libraries). Sandler 
has listed some differences between the main versions of SPICE implemented by three 
main companies [67]: OrCAD (PSPICE), Intusoft (IsSpice) and Synopsys (HSPICE) 
and the syntax conversions required when migrating from one to another. 
In addition Mathcad is used to perform symbolic calculations. Although Mathcad is 
unable to perform circuit based simulations, by expressing the circuit in an equation 
form the analytical performance of the converter can be analysed in time, frequency 
and other domains. In addition, it can be used to mathematically analyse the con-
verter in a way not possible with SPICE. This may also be performed by Matlab, a 
79 
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more sophisticated mathematical package utilising matrices to perform mathematical 
operations. 
5.2 Comparison of Averaging Techniques 
Generally, PSPICE simulates power electronic circuits which are constructed from dis-
crete semiconductor switches which are switched with a very short period compared 
to the overall length of simulation, requiring many switching cycles to be computed. 
This is known as a switch model and it 'allows detailed events within a switching cycle 
to be observed. This is time consuming due to the presence of high speed switching 
events which are discontinuous by nature and simulations frequently suffers from 
convergence problems. Due to the long computation times required, simulation times 
for switched models are limited to several milliseconds. In order for the simulation to 
reach steady-state to obtain sensible readings, C 0 was reduced by a factor of 100 to 
0.66 1i.E However, PSPICE can also be used to simulate the converter in an averaged 
mode, where switches and their drive control circuitry are replaced by a behavioural 
model which performs an averaging of the switched voltage Vaverage and current 
i- average values within a switching cycle, thus greatly reducing computational time 
(Figure 5.1) and allowing much longer simulation times to be performed with the 
correct C value of 66 pF. 
V 
t 




Ramped and averaged current waveforms 
Figure 5.1: Switched and Averaged Voltage and Current Waveforms 
When a SMPS topology is averaged, the non-linear portions of the converter, ie. 
switch and diode, are replaced by an averaged model which has the same voltage and 
currents as if the values had been averaged over a switching cycle. When averaging 
CHAPTER 5. MODELLING AND SIMULATION 	 81 
Type of Analysis 	Strategy 
Power stage semiconductor Switched Models - Accelerate startup by reducing 
stress analysis at startup 	soft-start time constant, if applicable. Use average 
model transient results as a road map. 
Power stage semiconduc- Switched Models - Initialise close to steady state 
tor stress analysis at steady average DC results. Only initialise largest time con- 
state 	 stants such as output filter L and C, or compensa- 
tion capacitors. 
Power stage stress analysis Switched Models - Initialise circuit then dynami-
with short-circuited output cally short output with voltage controlled switch. 
Line or load transient re- Average Models - Disable under-voltage lockout 
sponse for correct DC results. Do not initialise circuit. Al-
low natural DC solution, then run transient anal-
ysis using source or switch to cause line or load 
transient 
Magnetic 	saturation, Switched Models - Initialise circuit for steady state, 
short-circuit condition 	then short output with a switch. 
AC loop stability analysis 	Average Models - Allow natural DC solution. Do 
not use initial conditions. Split feedback loop using 
a large inductor (blocks AC) then couple AC source 
signal to input side with a large capacitor. 
Input noise filter design Average or Switched Models - Drive the power 
- ripple current measure- stage using a voltage source with a fixed duty cy-
ment cle. Controller with feedback is not necessary. 
Table 5.1: Simulation Strategies for Some Typical Power Supply Analysis 
CHAPTER 5. MODELLING AND SIMULATION 	 82 
the circuit, both the switch and diode are treated as lossless and ideal. The three main 
techniques of averaging a switched mode power converter are: State Space averaging, 
PWM switch averaging and Switched Inductor averaging. 
5.2.1 State Space Averaged Models 
The state space averaging (SSA) technique was first introduced by Middlebrook and 
Cuk in 1976 [68]. For state space averaged models, a separate circuit model is created 
for each state of the switch (Figure 5.2). 
Lout 
C.-t T 
 Vin .7D 
Buck converter 








Switch off state 
Figure 5.2: State Space Averaging Model 
Differential mesh and nodal equations for each of the state variables, inductor cur-
rent, x, and capacitor voltage, y, during each state are created. These are then aver-
aged by weighting the matrices according to the relative duration of each state. SSA 
is valid if the time constants of the circuit are very much larger than the switching 
frequency. Both large and small signal simulations are possible with this model. 
5.2.2 PWM Switch Averaged Model 
The PWM switch averaged model was first introduced by Vorperian in 1990 [69, 70]. 
In this model the non linear switch and diode of the circuit is replace by a model 
containing three terminals a (active), p (passive) and c (common) (Figure 5.3). 
The small (AC) and large (DC) signal transfer function of the switch-diode combina- 
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(a) Buck converter showing components to be replaced by averaged model 
is., J~Ql d 
(b) DC and AC PWM switch model (CCM) 
I a 	 'p 
aP a 
jTj::ijf 	i2l 	131 
	
T2 Vcp 
(c) DC PWM switch model (DCM) (d) AC PWM switch model (DCM) 
Figure 5.3: PWM Switch Averaging Models 
tion are embedded within the three-terminal model for the CCM model. The ideal 
transformer with 1 : d turns ratio represents the large signal transfer function in 
CCM. and r55 are the small signal components of the model and take into 
account how the small signal AC perturbations on d, Resr of the output capacitor 
and load affect the small signal analysis of the converter. 
Separate AC models (Figure 5.3) exist for both DCM and CCM due to differences in 
small signal analysis. As a result of including the small signal models within the PWM 
switch representation, the model is able to give more accurate DCM AC analysis 
results. When simulating in DCM, separate models exist for AC and DC simulations. 
To obtain the DC simulations, the average output voltage Vcp is calculated from 
the average input voltage Vap and average input current 'a  is calculated from the 
average passive current I according to Equation 5.1. This equation agrees with 
Equation 3.23 and the model simply models it as an ideal variable transformer with 
a ratio dependent on the operating condition of the converter. 
Vcp 	l.tV ac 	 (S.la) 
La = Itip 	 (S.lb) 
	
d2 vcp 	d2 Vac 
= 2fswLia 2fLt 	
(S.lc) 
V p 	1 a (S.ld) 
Vac ip 
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Due to the use of different models for different modes and the ability to better model 
the converter's AC response compared with the other averaging models [70, 71], the 
PWM switch averaging technique is best used for AC simulations. 
5.2.3 Switched Inductor Model 
Ben-Yaakov first introduced the switched inductor model (SIM) in 1989 [72]. Ben-
Yaakov modelled the traditional 'T-cell' (shown previously in Figure 2.1) as an in-
ductor attached to a single pole double throw switch (Figure 5.4). 
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'a = IL(Avg) 	 ton 
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(c) SPICE implementation of SIM 
Figure 5.4: Switched Inductor Averaging Model 
The inductor appears on the common terminal, a, and carries the averaged current. 
CHAPTERS. MODELLING AND SIMULATION 	 85 
Current entering or leaving each terminal is generated by three dependent current 
sources, Ga, Gb and G. The averaged amount of current entering terminal a is 
equal to what the inductor carries during a switching cycle (Equation 5.2a). This is 
simulated by driving the inductor, L, with the average voltage seen across the inductor 
during the switching cycles, VL(AV9 ), which is calculated using Equation 5.3. 
Ga = IL(Avg) 
	 (S.2a) 
don 
(S.2b) Gb = '
L(Avg) don + doff 	
(S.2c) 
doff 
G = k(Avg) 
don + doff 
VL =JVa Vb) don +(Va Vc ) d 	 (5.3) 
Equations 5.2b and 5.2c show what proportion of the averaged current is contributed 
by terminals b and c. When in CCM, the diode conducts for the entire interval when 
the switch is off (i.e. doff = 1 - don). While in DCM, there is an interval where both 
switch and diode are not conducting and so do ff < 1 - don. Therefore to account 
for this reduced conduction interval which would affect Equations 5.2 and 5.3, doff  
in DCM, doffDCM,  has to be calculated by solving the inductor current equations. 
To enable the mode to seamlessly transit from DCM to CCM, doff is assigned the 
value of doffDCM  with a maximum limit of 1 - don. With this feature, the model is 
able to simulate the converter over the full range of load and duty. In addition, the 
SIM model under SPICE is able to determine its own operating conditions and can 
thus perform DC (steady state) analysis and is automatically linearised by SPICE for 
AC (small signal) analysis. 
5.3 PSPICE Implementation 
5.3.1 Switched Model 
To create the full switched model of the phase shifted bridge converter with capacitive 
filter, models are required for the following: transformer, MOSFET, drive, control 
and feedback circuitry. With this information, the circuit can be constructed using 
schematic input as shown in Figure 5.17. 
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5.3.2 Model of MOSFET 
For a particular MOSFET an existing SPICE model may be available from the man-
ufacturer. Sometimes, it might be better to create a model from the parameters sup-
plied in the manufacturer's datasheets if the supplied model is too complex for the 
simulations being performed or if no existing models are available. The PSPICE 
Model Editor software creates new MOSFET models from specification and graphs 
supplied in the manufacturer's data sheet. The most important information required 
from the datasheet are: RDSO,  turn-on charge, output capacitance, switching time 
and reverse drain current (if present). 
SPW2IGOS5W,.SPW2UNGOS5 PSp.c Model lddo4 lOolpol Capacdan,eI 
Figure 5.5: PSPICE Model Editor Software Screen Capture 
Having created the model, it is then necessary to test the model for the validity of the 
The International Rectifier test method (Section 4.3.1) is used to test the MOS-
FET model and the time it takes for Vds to rise to 80% of V 1- is  noted. Substituting 
the value into Equation 4.21, the calculated value of C. s , for the SPW20N6OS5 
MOSFET model is found to be 407 pF which is the estimated value calculated us-
ing Equation 4.19, thus there is no need to include a separate discrete capacitor in 
parallel with the MOSFET. It is prudent to double check the value of the capacitance 
measured with the MOSFET datasheet charts to ensure that the values are sensible. It 
is better to use a slightly larger value of capacitance, to take into account component 
drift, so that the converter can be designed to ensure that ZVS occurs even when the 
actual component value is larger than the initial estimates. 
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5.3.3 Transformer Modelling 
Transformers are used in a wide variety of applications, each having their own par-
ticular requirements and operating conditions. As such, different transformer cir-
cuit models exist to model the non-ideal characteristics of the transformer. Using 
an inappropriate transformer model for simulation would mean that the simulation 
results are not representative of the real circuit. In particular, when designing a soft-
switching converter which utilises parasitic components for its basic operation, the 
various parasitics of the components must be measured and appropriately modelled. 
At the basic level, a transformer can be modelled as two coupled inductors, 1j and 
'2, as done in SPICE, with a coupling coefficient, k, which determines how closely 
coupled the transformer windings are. The values for the L 1 , 12 and k can be found 
using Equations 5.4. 
Li = Lt eakl + [-mag 	 (5.4a) 





/ (Li eajci + I rnag )(Lteak1 + N 2 [.inag ) 
where N is the secondary to primary turns ratio. 
However, this model has two main deficiencies; the inability to 'look into' the model 
to examine the detailed effects of the various components, and the use of an abstract 
variable, k, make it difficult to relate to the actual physical characteristics of the 
transformer. Therefore, a physical model of the transformer is best suited for this 
application. From a physical model of a U-core transformer, Figure 5.6 [26], derives 
an electrical equivalent circuit model of the transformer with N and N primary 
and secondary turns respectively. RDC1 and RDC2  represent the finite DC resistance 
of the wires used to wind the primary and secondary windings and RAC represent 
the hysteresis core losses which occur each cycle. 'mag  represents the magnetising 
inductance, while 'leak,  and Lteak2 represent leakage inductance of the primary and 
secondary respectively. These inductances are related to the magnetic flux, 4, 4k1 
and 4tk2,  according to Equation 5.5. 
( L,magc 	 S.Sa) 
Npil - N2 
Lteakl - -	 ( 5.5b) 
14 
'-1eakl = 4tk2 	 (5.5c) 
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N s 	V2 
4) 2 = 4c + dk2 
Figure 5.6: Cross Section of a Transformer 
This model is adequate for most simulations. To further improve the model for high 
frequency simulation, the inter-turn capacitance which exists between each turn-on 
the primary and secondary windings should be included. These parasitic capacitances 
can be lumped into two discrete capacitors to be included into the transformer, model 
(Figure 5.7). To simplify the model, parasitic components on the high voltage sec-
ondary side of the model can be reflected back to the primary side of the transformer 
(Figure 5.8). Note that the values of [ teak2, RDC2 and Cdt5t2  in Figure 5.7 are not 
equal to those in Figure 5.8. Lteak2 and RD C2  have to be divided by N 2 and Cdt5 t2 
multiplied by N 2 when reflecting them to the primary side. Collecting all the com-
ponents on the primary side makes it easier to determine the individual component 
values and understand what is happening in the transformer during simulation. 
R0c1 	Lte akl 











Cd 5 t1 	 Linag 
I I 1:N 
ideal 
C2N2 	 transformer 
Figure 5.8: Transformer Model with Secondary Components Referred to Pri-
mary 
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5.3.4 Determination of Transformer Parasitic Values 
In most textbooks, it is recommended to simply perform open-circuit and short-
circuit inductance measurements to determine the various parasitic inductance val-
ues. This can be misleading as inductance values can vary with frequency due to the 
parasitic capacitances, Cdtt1 and Cdtst2,  which affects impedance measurements. 
Therefore a mathematical model of the equivalent electrical circuit is required to ob-
serve the frequencies at which various parasitics dominate. 
By creating s-domain equations for each component of the transformer and then 
combining them according to whether the components are in series or parallel with 
each other, a transfer function of the transformer can be obtained using Mathcad, 
from which various impedance plots can be generated. 
It can be observed from open-circuit impedance and phase plots in Figures 5.9 and 
5.10 that the impedance changes with frequency with several resonant frequencies 
where the peak and valleys occur. 
The transformer parameters can be extracted from the graph obtained from the Mag-
netics Analyser by performing impedance sweeps across the whole range of frequen-
cies for both the open-circuit (OC) and short-circuit (SC) test. L mag can be assigned 
with the lowest inductance value, measure at the primary in parallel configuration, 
at low frequencies up to the first resonant frequency in the OC test. At the first reso-
nant frequency, the resistance value measured is assigned to With the secondary 
winding short-circuit, the lowest inductance value below the resonant frequency is 
Ltkl. It is common to lump Ltkl and Ltk2 together and replace it with a single leak-
age inductance, [k.  At the resonant frequency, Ltkl resonates with Cdtt1 as Cdj t2 




27rVLres . Cr es 
(5.6) 
To measure Cdt 5 t2, the primary winding is short-circuited and then the test is re-
peated with the secondary short-circuited to obtain Cdt S tl. Alternatively, if the res-
onant frequency of the SC test with the secondary shorted is very high, indicating a 
very small value of Cdt 5tl, then the value of Cdt 5 t2 may be obtained by substituting 
'the first resonant frequency of the OC test and the value of L mag in Equation 5.6. 
Having extracted the transformer parameters from the transformer OC (Figure 5.9 
and 5.10) and SC (Figure 5.13 and 5.14) measurement waveforms, the parameters 
were reinserted into the transformer model in Figure 5.8 and the Bode plots were 
obtained for the OC (Figure 5.11 and 5.12) and SC (Figure 5.15 and 5.16) tests. The 
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measured and transformer model waveforms match reasonably well and show that 
the proposed model is adequate for use up the the converter's transformer frequency 
of 250 kHz. 
Parameter Method of extraction 
RDC1 DC resistance measure measurement of primary winding 
RD  C2 DC resistance measure measurement of secondary winding 
Lmag Open-circuit test: Lowest inductance value (parallel configu- 
ration) before the first resonant frequency 
RAC Open-circuit test: Resistance measurement (parallel configu- 
ration) at the first resonant frequency 
Lteak Secondary winding short-circuit test: 	Lowest inductance 
value (series configuration) before the first resonant fre- 
quency 
Cdtstl Secondary winding short-circuit test: 	Use value of Lteak 
measured and first resonant frequency to determine value of 
Cdtstl 
Cdtt2 Primary winding short-circuit test: 	Repeat the '-teak  test 
with the primary winding shorted and use the inductance 
value obtained and the first resonant frequency to determine 
the value of Cdtst2  
Table 5.2: Summary of Transformer Parameter Extraction 
Open Loop PSPICE Simulation 
To simulate the circuit shown in Figure 5.17 in an open loop configuration, the op-
erating duty required has to be first calculated using Equation 3.24. The voltage 
sources Va , Vb, V and Vd are gate drives for the bridge MOSFETs with the setup 
shown in Table 5.3. 
Pulsewidth 	 Delay 
V. T05 - Dea'jB - (trise + tf aLt) 	 0 
Vb 10.5 - De1a1AB - (trise + tf aLt) TO. 5 
Vc T05 - DCa1JCD - (t rise  + tfatt) 	(d T05 ) + ( DetaljcD - DealjAB) 
Vd T05 - DealJC - (t rise + tfatt) ((1 + d) . T05 ) + (Deaijc - Dea1jB) 
Table 5.3: MOSFET Gate Drive Settings for Open Loop PSPICE Simulation 
Closed Loop PSPICE Simulation 
The simple MOSFET gate drive voltage pulse sources are replaced with a PSPICE 
digital circuit implementation of the UC3879 control chip (Figure 5.20). Within the 
original circuit a square pulse waveform at switching frequency is generated from the 
ramp waveform which is running at twice switching frequency. To simplify matters, 
the 0.5 duty square pulse waveform, necessary for the function of the logic circuitry, 
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Figure 5.11: Mathcad Impedance Magnitude Plot for Transformer 







-80 	 J 
-100 
10 	110 	1.1(' 	
"04 	I-il. 
- 
 1_106 	1-10 
Frequency (kHz) 
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Figure 5.15: Mathcad Impedance Magnitude Plot for Transformer 
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Figure 5.16: Mathcad' Phase Plot for Transformer Model (SC) with 
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PARAMETERS: PARAMETERS: PARAMETERS: 
'din 	7OV Frea 	250kHz (..,klS 	1 lUF p 
Vout= I000V Per={1/Freq} 
DDrvA 
Dbreak 	J.. DDrC 	 Load =470 Dbreak Delay= 150ns Delay AB = {Dela 
n-4 




Resr = 20m 
Cout 66uF 
DelaCD = {DeIa 
Trf 	ns 
Cdis 	1.8n 
Rdcl = 62m 






Raci = 125k 






PW = (Per/2)-deIay Cd 









Rladd 	Ladd IXfmr I I 
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Figure 5.17: PSPICE Schematic of Open Loop PSBCF without Auxiliary Cir-
cuitry 
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Figure 5.18: Non-ideal Transformer PSPICE Model Referred to Primary 
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is generated independently but is synchronised to the oscillator / ramp generator 
input. The circuit generates drive A from the square wave generator and drive B 
from the inverse signal. The amount of phase shift for drive C and D is generated by 
the duration where VPWM is lower than Voscittator. 
The simulation is able to perform open loop simulation by feeding a voltage signal 
between 1.3 V to 4.2 V to vary the duty from 0 to 1. The reason this is modelled as 
such is that the oscillator / ramp signal input (0 V - 2.9 V) within the chip is shifted 
by 1.3 V. This allows the converter to shut down with zero phase shift when the duty 
signal falls before 0.9 V. To close the loop, an error amplifier needs to be introduced 
into the circuit Figure 5.21. 
A simple error amplifier model can be created using a voltage controlled voltage 
source with the output value set to: 
V0 = ( V(+) - V(—)) x 31622 	 (5.7) 
where 31622 (90 dB) is the amount of voltage gain the UC3879 internal error am-
plifier offers. This should be able to function as an ideal error amplifier for most 
purposes. For a more accurate model of the error amplifier, the one presented in [73] 
is chosen. The model includes other non-idealities of the real error amplifier such as a 
Gain-Bandwidth limitation and current source and sink limitations. This provides a 
more accurate simulation when the error amplifier is operated in an unconventional 
manner, e.g. it prevents an infinite gain feedback network situation when the error 
amplifier is operated without any feedback compensation components. In addition, 
AC analysis of the error amplifier network will also be more accurate since it takes 
the gain-bandwidth product and gain information to model a single pole response 
of a non-ideal error amplifier. Following the specifications of the UC3879 chip, the 
values listed in Table 5.4 are used for the model. 
Parameter Value 
Gain 31622 (90 dB) 
First Pole 316 Hz 
Current Sink (Max) 2.5 mA 
Current Source (Max) 1.3 mA 
V0 	(Mm) 0.5 V 
V0 (Max) 4.7 V 
Table 5.4: Values Used to Configure Operational Amplifier Model Within 
UC3879 Model 
The location of the first pole is calculated using the gain-bandwidth product and 
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Figure 5.19: PSPICE Schematic of Closed Loop PSBCF without Auxiliary Circuitry 
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Figure 5.20: PSPICE Digital Circuitry for Producing Phase Shifted Driving 
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Figure 5.21: Feedback Circuitry for Closed Loop Simulation 
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Figure 5.22: PSPICE Schematic of Closed Loop PSBCF with LDD Auxiliary Cir-
cuit 
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Figure 5.23: PSPICE Schematic of Closed Loop PSBCF with LCC Auxiliary Cir-
cuitry 
fpote 
= 	 dwtro duct ) —a/2O 	 (5.8) 
As seen from Figure 5.21, an external soft-start circuitry can be added to the sim-
ulation as in the real prototype by connecting it to the error amplifier output or 
compensation pin. This allows the converter models, both transient and averaged, to 
perform accurate start-up simulations. 
5.4 Mathcad Simulation 
Although Mathcad is more of a symbolic calculator than a dedicated circuit simula-
tor, it is useful for plotting graphs which can be described using equations (e.g. Fig-
ure 4.7), particularly when certain component values or operational parameters can 
be altered to observe and compare changes (e.g. Figures 4.1 and 4.4). Graphs of com-
plicated systems can still be plotted if the individual components can be described and 
combined together, nesting the simple equations within the complex ones (e.g. Fig-
ure 5.11). However, Mathcad is not optimised to handle large complicated systems, 
and is therefore limited to simple steady state waveforms when used to generate con-
verter waveforms. 
Rtoa d 
I--- 	 I 
10 identical sectio1s stacked 
L-------------------------I 
ad 
Figure 5.24: Averaged Model of PSBCF 
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5.5 SIM Transient Average Model Equations• 
The Switched Inductor model, mentioned in Section 5.2.3, is particularly suitable 
for use in modelling the capacitive filtered Phase Shifted Converter as the inductor is 
encapsulated within the model which replaces the four Bridge MOSFETs and trans-
former in the converter (Figure 5.24). 
As the converter is utilising an output capacitive filter, it is the output voltage which 
is assumed to be constant and not output current as used in the PWM. switch model. 
To utilise the PWM switch averaged model for the phase shifted bridge would require 
the inductor to be placed in the usual LC filter manner and an output voltage signal 
fed back into the model. This would enable calculation of a voltage which would give 
the necessary averaged output currents flowing through the inductor. The problem 
with this is that it is not reflective of the true nature of the converter as most of 
the inductance is essentially located with the bridge MOSFETs in series with the 
transformer. Thus it is non-intuitive to convert a capacitive filtered converter into an 
LC filtered one in order to utilise the model. 
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The average currents across the inductors during the two modes are derived in Chap-
ter 3. 
For DCM operation: 
1
1 	\d2 1 	 (5.9) Ipi.t = 	(Vin  out) I 
Lprt 
I' —V '- 	' )d T
0 .5V 	 (5.10) 
	
sec - 2 	out LpriV 
1 	 TøsVin 
'sec = (Vi _Vut 	V N )d2L, 	 (5.11) 
For CCM operation: 
1 	(2d.V—d2VU' 2) i -v out 
= TøSVut 	l_ V 	
(5.12) 
PTi 	
pi T i2n_ 
1 	 (5.13) S ec 4 \,f1-TI- . 	 Lpri 
1 T05 (2d V2 	d2V2iTI Vut2) 	 (5.14) Tsec 	
ill_ 
j 
As a result of using a capacitive filter, the output voltage is smoothed but the voltage 
step up is no longer that of the turns ratio, as with a normal LC filtered converter. 
This set of equations can be reduced to half by just considering secondary currents 
alone and multiplying then by the appropriate gain between the output and input 
voltages. 
In the original model, the dt a t sub-period was simply limited to a maximum of (1 - 
d) to allow for transition between DCM and CCM. However, to extend this to the 
PS bridge, yet another variable would have to be created to monitor the dpr ec sub-
period which would have to be limited to 0 < dprec < d. In order to simplify matters 
and ease understanding, another approach is used. Note that in all converters, the 
boundary condition must be satisfied by both DCM and CCM equations. For the 
PSBCF converter the boundary condition equation is as shown in Equation 5.15. 
1)Voutlb.S 	 (5.15) TBC(Vin 	out 
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'secDCMnoin = ( d V




(d. V. (2— d) - V2) 	 (5.17) secCCMmom = 2(V - V) V 
To create a simulation which will transfer smoothly from one mode to the other, first 
normalise both DCM and CCM equations with the boundary condition equation 
(Equation 5.16 and 5.17 respectively). Then limit the normalised DCM equations 
to 1 and the normalised CCM equations to > 1 and multiply the equations to 
create a combined DCM/CCM equation with a smooth transition. Next the current 
value is de-normalised by multiplying the combined DCM/CCM equation with the 
boundary condition (Equation 5.15). Finally, the input current can be obtained from 
the de-normalised equation by the instantaneous value of M (Equation 3.23) and the 
output current by dividing the current by the transformer turns ratio. 
To implement this in PSPICE, voltage sources representing the normalised DCM and 
CCM equations and boundary conditions are created. The mathematical operation 
for the equations are carried out using the voltage dependent voltage source gener-
ator in PSPICE. This new averaged model differs from the switched inductor model 
technique employed by Ben-Yaakov as the model does not actually use an inductor 
in the PSBCF model but calculates its effect using mathematical equation. This is due 
to the fact that L 1  is a bi-directional inductor and is able to immediately change 
its averaged current value from each half switching cycle to next which the original 
inductor in the switched inductor model is unable to. 
Using the same method, the peak L p ,i information can be included in the averaged 
PSBCF model. The listing for the PSPICE averaged PSBCF model is included in 
Appendix C. 
5.6 Small Signal Model 
The small signal AC analysis can be directly performed on the PSBCF SIM model re-
lying on PSPICE to linearise the model having obtained the DC operating point [74]. 
In addition, the DCM PWM switch AC model could also be used as the converter 
predominantly operates in DCM. 
AC simulation can carried out using the new averaged PSBCF model by inserting a 
1 V AC voltage source between the output of the error amplifier and the duty input of 
the averaged model (Figure 5.25). Due to the lack of an output inductor, the transfer 
function of the converter has to be the output current with respect to either duty 
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(shown in Figure 5.26) or the input voltage. 
Figure 5.25: PSPICE AC Simulation Schematic for PSBCF Averaged Model 
5.7 Arc Simulation Using Low Resistance Load 
The simplest way to simulate an arc within PSPICE is to use a switch with a low 
resistance connected across the output load triggered to switch on when an arc is 
required (Figure 5.27). The 'on' resistance of the arc switch model is set to 1 U to 
draw enough current such that the output voltage would collapse in less than half 
a switching cycle to stress the converter under test and to continue drawing current 
as long as the switch is kept on. Unfortunately this is only a crude model and will 
not model the arc or spark gap with much accuracy. However, it does give an insight 
into how the converter will operate when faced with a large load increase such as a 
output short-circuit. 
A better way for simulating an arc or triggered spark gap is to use the model of the 
surge arrestor developed in [75]. However, due to the lack of detailed specifications of 
the surge arrestor used by BAe Systems, it has not been possible to create a reasonable 
model of this surge arrestor. Therefore, short-circuit simulations were carried out 
using the simple resistive model. 
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Figure 5.26: PSPICE AC Simulation Results for PSBCF Averaged Model 
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Figure 5.27: PSPICE Output Load and Resistive Short Circuit Model 
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5.8 Chapter Summary 
Chapter S explains the need for simulation, compares the difference between aver-
aged and switched models and states the benefit of each. Three popular averaging 
techniques are introduced, namely, State-Space Averaging, PWM Switch Averaging 
and Switched Inductor model. A new averaged model for the PSBCF was created, 
based on the Switched Inductor model concepts, by treating as a switched in-
ductor and encapsulating it within the averaged model. 
In order to obtain a reasonably accurate transient switched model of the converter 
under PSPICE, models of the various components have to be created. Simplified 
MOSFET models can be created with data from the manufacturer's data sheet, using 
the model editor which accompanies PSPICE, or a detailed model can be obtained 
directly from the manufacturer if available. C 0 for the model can be tested using 
the test circuit as with the actual MOSFET (Figure 4.10). 
Due to the high frequency operation of the converter, the transformer should be 
characterised properly in order to obtain an accurate simulation. This is achieved by 
performing AC impedance measurements of the prototype transformer while sweep-
ing across a range of frequencies in both open and closed circuit. These Bode plots 
were then compared to those produced by the simulation model, which uses parasitic 
values extracted from prototype measurements, to ensure an accurate simulation of 
the transformer's response at various frequencies. A model of the UC3879 control 
chip is created to enable both open and closed loop simulation of the converter. 
Chapter 6 
Testing and Results 
6.1 Background 
After designing the capacitive filtered phase shifted bridge, a prototype converter was 
built to verify the theory and PSPICE simulations. The converter was designed and 
built on three separate printed circuit boards (PCBs), consisting of a power converter,  
high voltage rectification and control circuitry stage. The power converter PCB con-
tains the main bridge MOSFETs, with the ability to integrate the LDD and LCC 
auxiliary circuits to aid soft switching of the PA leg. The main transformer is also 
located on the power converter PCB. The secondary windings are terminated with 
a connector which enables the high voltage bridge rectifier PCB to be connected to 
it. The loads and output filter capacitors are housed in a grounded metal casing 
for safety concerns. Two parallel loads of five 470 LI resistors connected in series, 
drawing an equivalent power of 425.5 W each at 1 kV, are cooled by mounting the 
resistors on a large heatsink (0.33 1(/W) with six fans providing forced cooling. 
Simulation results for the various converters subjected to a 1 ms output resistive 
arc are also presented. Included in this section is a simulation for the CFB (model 
provided by Frank Fisher of Me Systems) for performance comparison. The PSBCF 
averaged model arc simulation results are presented for verification. 
Results for switching transition simulations using various PSPICE MOSFET models 
are presented to show the limitations of the simplified Orcad PSPICE models used. 
Finally, the steady state voltage, current, efficiency and temperature readings are pre-
sented. 
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6.2 Hardware Prototype 
The converter was build with the specifications listed in Section 4.2.1 according to 
the design method presented in Chapter 4. The final schematic and component list 
for the prototype converter is as shown in Figure 6.1 and Table 6.1. RDetU1JAB  and 
RDetajCD values had to be increase to 4.6 kU due to parasitic inductance present 
in the MOSFET package causing a delayed turn-off effect. This is discussed and 
shown in detailed in Section 6.4.1. The inductance values listed in Table 6.1 are 
the final measure inductance value and differs slightly from the values estimated in 
Section 4.5. 
The converter was designed such that the auxiliary circuits could be integrated into 
the PSBCF converter without requiring much modifications to the main converter 
board. 
The final PSBCF prototype with no auxiliary circuit is as displayed in Figure 6.2. The 
PSBCF converter when used with either the LDD or LCC auxiliary circuit is as shown 
in Figure 6.3 and 6.4 respectively. As the converter is operating in open loop, the V200 
feedback voltage signal from the output loads is currently unused. The white sticky 
foam tape visible on heatsinks, inductors and output resistors are used to attach the 
thermocouples to the point of interest for measuring component temperature. 
ISwitch on when 	 l I r 	 - I LDD auxiliary circuit I 
is not connected 
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V,  I  - 	 I I 	 I 
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Figure 6.1: Schematic of PSBCF Prototype 
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PSBCF Prototype Component Values 
LCC Auxiliary 
C auxi, C aux2 	 330 iF, 250 V, electrolytic 
'-aux 	 20 tH 
LDD Auxiliary 
D auxl, D aux2 
aux 
Power Converter PCB 
Cbk1, CbUtk2 
TA—TD 
DTA - DTD 
RTA - RTD 
Cbt0 k 
L add 
HV Rectifier PCB 
Drecti - Drec t4 
Output Load 
couti - Co i.tts 




470 	450 V, electrolytic 
SPW2ON6OSS 
1N4148 
100, I W 













C3 - Cs 
C6 
C7,C8 
C9 - C12 
DChg l, DChg2 
CHt1, cHt2 
CL0 1, CLO2 
Cbt0Ck2 5 CbtoCk3 
1 kO, 1 W 
1000, I W 
4.6 kO, I W 
6.70, I W 
0.22 nF, ceramic 
2.2 nF, ceramic 
0.01 tF, 50 V, ceramic 
33 .tF, 25 V, tantalum 
0.01 F, SO V, ceramic 
47 tF, 36 V, tantalum 
33 .tF, 25 V, tantalum 
0.1 VF, 50 V, ceramic 
UF4006 
4 iF, 36 V, tantalum 
4 iF, 36 V, tantalum 
2.2 pF, 50 V, ceramic 
Table 6.1: Components for Prototype PSBCF Converter Schematic Shown in 
Figure 6.1 
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Figure 6.2: Photograph of PSBCF Prototype with No Auxiliary Circuit 
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Figure 6.3: Photograph of PSBCF Prototype with LDD Auxiliary Circuit 
caux  
L aux  
Figure 6.4: Photograph of PSBCF Prototype with LCC Auxiliary Circuit 
6.2.1 Prototyping Difficulties 
Due to a lack of experience designing PCBs for high frequency, high power circuit 
boards, many problems were encountered when producing a working prototype. 
Most of these problems were EM! related. Although the converter is a soft switched 
converter with limited by resonant voltage transitions and -- limited using dis- 
CHAPTER 6. TESTING AND RESULTS 	 110 
continuous conduction current mode, the high input voltage and output power would 
still result in a significant amount of EMI being generated, especially at full output 
power. These problems could manifest as irregular driving waveforms caused by the 
UC3 879 internal timing oscillator experiencing electromagnetic interference or noise 
picked up by oscilloscope probes which appears on the voltage waveforms. This is 
most significant during attempts to start up the converter under closed loop, due to 
large inrush currents on the input. The noise picked up by the UC3879 causes er-
ratic operation which triggers the over-current protection to activate which results in 
a hiccup start up condition and the converter is unable to self regulate and achieve 
full output voltage. The over-current protection should not be de-activated as this 
has resulted in converter failure caused by MOSFET failure. This is most likely due 
to the spurious turn-on of the MOSFETs, either due to noise on the control chip or 
at the gates of the MOSFET, resulting in cross-conduction. In addition, due to the 
lack of an ideal DC voltage source for Vi, the large inrush currents during start-up 
causes a voltage sag, due to the impedance of the isolation transformers and variac 
used, which in turn causes duty to be increased to compensate, resulting in a positive 
feedback situation. 
Measures were taken to solve most of the problems encountered. Ground planes 
were used extensively to provide a low impedance grounding point to reduce noise 
conduction. It would be also to ideal have a power plane too. Unfortunately, only 
dual layer PCB could be manufactured in house and so a ground plane was selected 
instead. The ground leads of the oscilloscope probes were kept to minimum length. 
Excess lengths of the ground lead were wrapped around the probe to minimise pick-
up of electromagnetic noise. Wires carrying DC voltages were wrapped around ferrite 
cores with a couple of turns to reduce high frequency noise. The use of jumper wires 
was avoided where possible (e.g. by connecting signals between the control PCB 
to the power converter PCB using PCB connectors). Unfortunately, due to the high 
output voltage nature of the converter it was necessary to physically separate the high 
voltage sections of the converter from the mid and low voltage sections. To reduce 
noise pick-up, the positive and return current carrying wires were twisted together. 
Low equivalent series resistance (ESR) capacitors (C l - C 12 ) are also used to filter 
noise on the input supply of the integrated circuit chips. Capacitors with the lowest 
ESR (multi-layer ceramic) were located nearest to the chip, while those with higher 
ESR were situated further away. Unfortunately, the feedback loop could not be closed 
successfully and the tests were carried out using open loop control instead. 
6.3 Test Procedure 
The converter's control circuit was first set up to enable duty control in open loop so 
that the output voltage can be controlled manually. This is achieved by breaking the 
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feedback loop and injecting a voltage into the input resistor, R 1 , of the UC3879 in-
ternal error amplifier. As it is difficult to make fine adjustments on the potentiometer, 
Rp 0 , a variable DC power supply, VD U j (0 - 10 V), was connected to Rp. t instead. 
Rp.t was adjusted such that the full range of duty could be controlled by varying 
VDtj from 0 V to 10 V. 
The approximate duty for the converter for the particular output load is first cal-
culated and the duty is then set using VDU1.j. Vi, initially kept at 0 V, is slowly 
increased by adjusting the variac until V i, = 370V. VD) is then adjusted until the 
output voltage is 1 kV. 
6.3.1 Steady-state Operation 
Each configuration of the converter was tested at half load (425.5 W) and full load 
851 W for its steady-state performance. The main operating waveforms are presented 
along with the results of the MICE simulation for the particular configuration to 
validate the MICE circuit model (Figures 6.5 - 6.26. Four sets of steady state wave-
forms were captured for each test for the PSBCF converters with auxiliary circuits 
and three for the PSBCF without auxiliary circuit. 
The first set consists of the main transformer waveforms for the converters. Voltages 
of the midpoints of both the PA (VA) and AP (VB) leg along with their difference (VA - 
VB) which shows duty as a result of the phase shifting of the PA and AP waveforms. 
The current waveform for the transformer primary winding (i-) is also shown. 
The next set of waveforms shows the voltages and currents for the auxiliary inductor 
and primary of the transformer. 
The final two sets of waveforms show the lower MOSFETs (TB and TD) as they 
are about to be switched on. The current entering the midpoints of the bridge legs 
are shown. This is the current which discharges the C 0 of the lower MOSFET 
preparing it for ZVS. The MOSFET drain-source (VdS (TX)) and gate-source (vg s (TX)) 
voltage waveforms are included. Additional results are include in Appendix A for 
further reference. 
PSBCF without Auxiliary Circuit 
The PSBCF converter without auxiliary circuit could not supply full output load at 
the required voltage due to MOSFETs failure from excessive switching losses. The 
voltage oscillation on VA and Vprt waveform just prior to the active period is an in-
dication that there was some form of resonant transition present but that was unable 
to charge VA to Vj, for ZVS when running at half load (Figure 6.5). Unfortunately 
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this is not clear in the PSPICE waveform in Figure 6.6. The loss of ZVS for the PA leg 
is much more visible in Figures 6.7 and 6.8 where it can be seen that Vds(TB) 
when VgS(TB)  goes high. Gate pulse transformers with bipolar gate pulse signals are 
used to drive the MOSFETs of the prototype PSBCF with no auxiliary circuits as 
explained later in Section 7.1. 
MOSFETs on the AP leg continue to switch with ZVS as can be seen by the Vds(TD) 
falling to zero when TD is turned on in both Figures 6.9 and 6.10. 
LCC Auxiliary Circuit 
Comparing the transformer waveforms for the PSBCF with LCC auxiliary circuit 
(Figures 6.19 and 6.20) to that with the LDD auxiliary circuit (Figures 6.11 and 
6.12), it can be seen that the PSBCF converter with LCC auxiliary circuit can oper-
ate with a smaller duty while suppling the same output load. The auxiliary inductor 
operates with a 50% duty as expected (Figures 6.21 and 6.22) but unlike the LDD 
auxiliary, it is no longer the tLaux  which determines soft switching for the PA leg but 
rather i1 j - i.Laux. The tprt - tLaux waveform capture is obtained by measuring 
the currents in both Laux  and 'add  and displayed using the internal mathematical 
subject function of the oscilloscope. V gs (jD) shows a dip below zero when Vds(TD) 
fall to zero just before ZVS turn-on in Figure 6.22 while no such dip is seen in Fig-
ure 6.25. This is due to the limitation of the PSPICE MOSFET model being used and 
is discussed further in Section 6.4.1. 
LDD Auxiliary Circuit 
As with the results for the PSBCF with no auxiliary circuits, the L,,,-t  current wave-
form does not stop flowing after falling to zero during the passive interval (Fig-
ures 6.11 and 6.12). However, the LDD auxiliary can be seen to be working from 
Figures 6.15 and 6.16 providing enough current to discharge the output capacitance 
of TB and bring Vds(TB) to zero before it is switched on. Small oscillations can be 
observed on VLux and Vfmt.  This is caused by the reverse recovery of the auxiliary 
diode which was conducting. The auxiliary diodes when recovering behave like a ca-
pacitor and resonate with auxiliary inductor (Figures 6.13 and 6.14. MOSFETs 
on the AP leg switch with ZVS as expected (Figures 6.17 and 6.18. Noise appears 
on Vgs(TD)  after it has turned on in Figure 6.18). This is due to timing anomalies 
within the digital logic circuit of the UC3879 PSPICE model. This noise appears on 
the AP leg driving waveforms and appears during the transition from one interval to 
the next. Such noise can also be observed during the transition from one interval to 
the next in the VgSJD)  waveform in Figure 6. 17, though this is probably due to EMI 
pick-up rather than noise from the actual UC3879 chip. 





VA - VB 
pri 
Figure 6.5: Prototype PSBCF without Auxiliary Circuit Waveforms (Half 
Load) 
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Figure 6.6: PSPICE PSBCF without Auxiliary Circuit Transformer Wave-
forms (Half Load) 






Figure 6.7: Prototype PSBCF without Auxiliary Circuit MOSFET TB 
Waveforms (Half Load) 
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Figure 6.8: PSPICE PSBCF without Auxiliary Circuit MOSFET TB Wave-
forms (Half Load) 
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Figure 6.9: Prototype PSBCF without Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 
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Figure 6.10: PSPICE PSBCF without Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 





VA - VB 
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Figure 6.11: Prototype PSBCF with LDD Auxiliary Circuit Transformer 
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Figure 6.12: PSPICE PSBCF with LDD Auxiliary Circuit Transformer 
Waveforms (Full Load) 







Figure 6.13: Prototype LDD Auxiliary Inductor Waveforms (Full Load) 
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Figure 6.14: PSPICE LDD Auxiliary Inductor Waveforms (Full Load) 






Figure 6.15: Prototype PSBCF with LDD Auxiliary Circuit MOSFET TB 




3.4995a33.5OO 	 3.5010 	 3.5O2O 	 3.5030m2 	 3.5O4 
M fl I( Ladd 121 I V(S2:d, 12! v V(S2:q)- V(S2:S) 
Figure 6.16: PSPICE PSBCF with LDD Auxiliary Circuit MOSFET TB 














Figure 6.17: Prototype PSBCF with LDD Auxiliary Circuit MOSFET TD 
Waveforms (Full Load) 
60V 
3.5; 	 3.504 	 3.5I5 	 3.506 
UJ 	-W.1k2) LII • V(4d) (I] 9 V(54:9)- V(S4) 
Figure 6.18: PSPICE PSBCF with LDD Auxiliary Circuit. MOSFET TD 
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Figure 6.19: Prototype PSBCF with LCC Auxiliary Circuit Transformer 
Waveforms (Full Load) 
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Figure 6.20: PSPICE PSBCF with LCC Auxiliary Circuit Transformer 
Waveforms (Full Load) 
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Figure 6.21: Prototype LCC Auxiliary Inductor Waveforms (Full Load) 
Figure 6.22: PSPICE LCC Auxiliary Inductor Waveforms (Full Load) 
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1'prt - tLaux 
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Figure 6.23: Prototype PSBCF with LCC Auxiliary Circuit MOSFET TB 
Waveforms (Full Load) 
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Figure 6.24: PSPICE PSBCF with LCC Auxiliary Circuit MOSFET TB 
Waveforms (Full Load) 
Vgs(TB) 










Figure 6.25: Prototype PSBCF with LCC Auxiliary Circuit MOSFET TD 
Waveforms (Full Load) 
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Time 
Figure 6.26: PSPICE PSBCF with LCC Auxiliary Circuit MOSFET TD 
Waveforms (Full Load) 
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6.3.2 Output Short-circuit Operation 
Closed loop short-circuit simulations for the various configurations of the PSBCF 
were carried Out by using the simple resistive arc model (Section 5.7). The arc was 
applied after the converter has been running for 1 ms (to allow the converter to 
arrive at a steady state). The arc lasts for 1 ms after which it is cleared and the 
converter allowed to recover to normal operation. In order to keep time required to 
perform the simulation acceptable, the output filter capacitor was reduced to 1/100th 
of its original size of 0.66 p.F. This allows the converter to settle at its steady state 
at the start of the simulation and after the arc clears in a much shorter time. The 
current fed bridge is simulated in the same manner to provide a frame of reference 
for comparison purposes. The full simulation waveforms over the entire duration for 
the three converters are as shown in Figures 6.27, 6.29 and 6.31, while a close up of 
waveforms at the moment when the short-circuit is applied is shown in Figures 6.28, 
6.30 and 6.32. Full and close up waveforms for the CFB are presented in Figures 6.35 
and 6.36. 
In addition, the results for the averaged PSBCF model are also presented (Figure 6.33) 
to allow both its steady-state and dynamic performance to be verified. The average 
PSBCF model was created without taking into account the inter-turn winding capaci-
tance of the transformer. Therefore, a short-circuit simulation of the PSBCF converter 
with no auxiliary circuit was carried out (Figure 6.34), with the inter-turn winding 
capacitance of the transformer removed, for comparison with the PSBCF average 
model simulation results. 
As the averaged model only provides averaged input and output voltage and current 
waveforms, the waveforms for the full switched models have been mathematically 
averaged and rectified when necessary. 
The peak to peak currents for i p,i for PSBCF without auxiliary circuit, with LDD 
auxiliary circuit and LCC auxiliary circuit as observed from Figures 6.28, 6.30 and 
6.32 are 50 A, 30 A and SO A respectively. It can be also observed from these three 
figures that the output voltage has been simulated to collapse in less than one switch-
ing cycle, to observe the converter's performance when the maximum peak current 
occurs in this worst case scenario. 
The waveforms for the averaged PSBCF model (Figure 6.33) matche reasonably well 
to that of the PSBCF model which omitted the transformer parasitic capacitance (Fig-
ure 6.34). It also matches reasonably to the PSBCF model without auxiliary circuit 
(Figure 6.27) and that with the LCC auxiliary (Figure 6.31). However, due to the 
auxiliary inductor being located in series with the main transformer, the PSBCF av-
eraged model is less able to predict the PSBCF converter with LDD auxiliary circuit's 
performance with much accuracy. 
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In comparison, short-circuit simulation results for the CFB converter (Figures 6.35 
and 6.36), show that the CFB converter is unable to limit the short-circuit current 
in the input and bridge MOSFETs to any sensible value. It has to depend on circuit 
parasitic impedances to limit the peak short-circuit current. In addition, from Fig-
ure 6.35, it can be seen that the converter has to be shut down before the converter 
can recover, or else the current built up in L cho ke might raise the output voltage to 
beyond what it was designed for. Figures 6.37 and 6.38 show the currents flowing 
into the resistive arc and the voltage across it for the PSBCF and CFB converter re-
spectively. If the PSBCF converter can be designed such that the current flowing into 
the arc is unable to sustain the arc, the arc should extinguish and the converter should 
be able to recover automatically, unlike the CFB converter, which is likely to continue 
feeding current into the arc until the output short-circuit is sensed and the converter 
shut down. 
Output short-circuits for the prototype PSBCF converter with LDD and LCC aux-
iliary circuits were also carried out to verify the inherent short-circuit protection 
feature of the converter. As the UC3879 chip suffers from a discontinuous duty tran-
sition between duty problem from 0.95 to 1, the duty was fixed at a maximum of 
approximately 0.95 in order to prevent noise from causing the converter from going 
unstable. The high voltage rectifier is disconnected from the secondary winding of 
the converter and replaced with a 3 A fuse. The variac is adjusted to give an output 
voltage of 370 V but left turned off. The control circuitry for the converter is first 
turned on, and the oscilloscope is set to trigger once on the full input voltage across 
the transformer. The variac is then switched on momentarily and off again to enable 
the oscilloscope to capture the short-circuit event. The transformer waveforms for 
the PSBCF converter with LDD and LCC auxiliary circuits are shown in Figures 6.39 
and 6.40 respectively. The short-circuit peak to peak current value for the PSBCF 
with LDD auxiliary circuit is only 27.5 A, while using the LCC auxiliary circuit gave 
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Figure 6.38: PSPICE CFB Outputs During Short-circuit 
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VA - V5 
prt 
Figure 6.39: Output Short-circuit Waveform for PSBCF with LDD Auxil-
iary Circuitry 
VA - VB 
ipri 
Figure 6.40: Output Short-circuit Waveform for PSBCF with LCC Auxil-
iary Circuitry 
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6.4 Switching Transition Simulations Using Accurate MOSFET 
Models 
In this section, simulation waveforms are presented for a ZVS transition using a 
simplified MOSFET model created using Orcad PSPICE Model Editor and a more 
detailed one provided by the MOSFET manufacturer (Infineon). 
6.4.1 Orcad PSPICE Model Limitation 
In Figures 6.41 and 6.42, the PA leg of the bridge was used to test the difference 
between the model created using the model editor and that provided by Infineon. 
A current is being injected into VA and TA is switched off. Vds(TB)  falls to zero 
and TB switches on with ZVS. The simple PSPICE model shows the voltage dip in 
the Vgs(TB)  while the Infineon model does not. VGS(X)  is the gate-source voltage 
waveform seen at the MOSFET within the packaging after the parasitic resistances 
and inductances (Figure 6.43). More importantly, the PSPICE model does not predict 
the delay in Vds(TB) falling to zero after TA is switched off, while this is predicted by 
the Infineon model which matches that observed in any of the waveforms showing 
the MOSFET undergoing ZVS (e.g. In Figure 6.26 Vds(-rD)'S  rise to Vi, is delayed 
after TD is switched off). The manufacturer's model is able to do this because the 
model includes, amongst other components, the MOSFET package lead resistances 
and inductances. This has the effect of requiring the AP and PA transition times to be 
increased, taking into account delays caused by the MOSFET package inductance, in 
order to allow ZVS to occur. It can be observed from Figure 6.15, there is a delay 
of around 200 ns after V9S (TB) begins to fall to zero before the Vds(TB) starts to rise. 
The simulation results in Figure 6.42 also roughly predicts a 200 ns delay in Vds (TB) 
after Vgs(TA) starts to fall to zero. Thus, the RDetaAB and RDeaUCD  values were 
increased to 4.6 kfl from the initial design value of 2.2 kfl. 
6.4.2 Switch Transitions Under Different Conditions 
Using the method described in Section 6.4.1, various simulations were carried out 
varying the value of the injected current, I ij , to observed the effects of what happens 
when the MOSFETs on the PA leg loses soft switching. Instantaneous power (p (X)) 
and energy (e(x)) loss waveforms for each switch are also included. 
Figure 6.44 shows the MOSFETs undergoing hard switching when no current is in-
jected. 1sd(TA)  is the forward current of the parasitic diode of TA, while ids(B) 
shows the drain-source current of TB. This has a similar effect to the PA leg being 
disconnected from the [add  and operating in isolation. It can be observed that under 
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Figure 6.41: Transition Waveforms During Switching of Orcad PSPICE MOS-
FET Model 
hard switching, VGS(TA)'  the actual gate-source voltage within the MOSFET package 
can be seen to experience a voltage pull-up even when it is supposed to be switched 
off when TB undergoes hard switching. 
This can also be seen in Figure 6.45 as TB undergoes hard switching with I 	= -2 A. 
The turn-on losses for TB and turn-off losses for TA also increase from around 22 tJ 
and 7 tJ to 150 i.tJ and 60 J respectively. This energy loss is further increased to 
around 800 tLJ for TA and 400 tJ for TB as the injected current is increased to -8 A 
in Figure 6.46. As shown in Figures 6.45 and 6.46, hard switching of the MOSFETs 
when the parasitic diode of the other MOSFET of the leg is conducting results in high 
switching losses. In addition, it can also be observed from these two figures that TB 
experiences very high peak current stress when hard switched in this manner, as in 
addition to carrying Ii,, which mimics t.j , it has to also carry the reverse recovery 
current of the parasitic diode of TA which is usually many times higher than 'thJ• 
In Figure 6.47, TB undergoes soft switching with Ij = 8 A. From the eTA  and c -rB 
waveforms, it can be seen that TB achieves lossless ZVS turn-on but would still suffer 
from turn-off losses (MOSFET TA). There is no current spike on either isd(TA)  or ids (TB) as the body diode of TA is not used prior to its turn-off. 
A ZVS sensing circuitry was implemented in PSPICE which switched TB on when VdS(JB) <S V with li,j = 8 A as in Figure 6.47. The effects of this circuitry is similar 
to that of TB undergoing normal ZVS turn-on with the major difference that under 
the adaptive ZVS driving alternative in Figure 6.48, the guess work of setting the 
timing delay between Vdrv(TA) and VdTV(TB) is eliminated. 
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Figure 6.42: Transition Waveforms During Switching of Infineon PSPICE MOS-
FET Model 
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Figure 6.43: PSPICE Schematic for Simulation of Infineon MOSFET Model 
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Figure 6.44: PSPICE Simulation of Hard Switching Using Infineon 
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Figure 6.45: PSPICE Simulation of Hard Switching Using Infineon 
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Figure 6.46: PSPICE Simulation of Hard Switching Using Infineon 
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Figure 6.47: PSPICE Simulation of ZVS Transition Using Infineon 
MOSFET Model, I = —8A 
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Figure 6.48: PSPICE Simulation of ZVS Transition Using Infineon 
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6.5 Efficiency and Temperature Readings 
The input and output voltages and currents for the prototype PSBCF converter with 
auxiliary circuits were measured using DC multimeters and are presented in Ta-
ble 6.2. Waveforms were also taken using oscilloscope DC current and voltage probes 
and internally multiplied by the oscilloscope itself. 1024 waveforms were averaged 
and the final waveform itself averaged and the results were found to be reasonably 
consistent with the meter readings as the waveforms were reasonably DC in nature. 
However, due to availability of only a single DC current probe, only the results of the 
multi-meter readings are presented. This is because the converters were running in 
open loop and readings tended to fluctuate. In addition the current probe had to be 
zeroed each time it was clamped onto a different wire for accurate results especially 
on the high voltage low current output line. This made it impossible to achieve accu-
rate instantaneous input and output power readings to obtain the efficiency results. 
In addition, although the PSBCF converter operating with any auxiliary circuits man-
aged to run at half load, the multimeter readings was affected by noise and did not 
settle down to allow sensible readings to be taken. This is probably caused by an 
increased in EMI due to the hard switched nature of the PA leg. 
Auxiliary Circuit LDD LDD LCC LCC 
Load Full Half Full Half 
V(V) 369.0 368.5 369.5 370.0 
1(A) 2.520 1.290 2.490 1.275 
Pt(W) 929.88 475.36 920.06 471.75 
V0 (V) 1000.0 1000.5 1000.0 1000.0 
1 0 (A) 0.844 0.422 0.845 0.422 
P0 (W) 844.0 422.21 845.0 422.0 
Efficiency(%) 90.8 88.8 91.8 89.5 
Table 6.2: Voltmeter, Ammeter Readings and Efficiency Results 
The temperature readings in Table 6.3 were obtained by attaching thermocouples to 
the semiconductor and load heatsinks and also the windings or the cores of the mag-
netic components. Due to the sensitivity of the thermocouples to EMI, the readings 
have to be taken after the converter has settled to a steady state and then switched 
off to allow readings to be taken. These can only be used to show if components 
are running hotter than others which may indicate a shortened lifespan and where 
potential power losses could be achieved by optimising the component selection and 
design. 




Auxiliary Circuit LDD LDD LCC LCC 
Load Full Half Full Half 
TA, TB 34.8 34.3 28.4 25.7 
TC,TD 30.3 23.4 30.6 26.5 
Transformer Core 34.1 28.8 33.4 31.8 
Transformer Windings 39.7 33.2 40.0 38.3 
HV Rectifier 27.0 23.6 29.7 27.0 
'-add 33.2 29.1 35.2 32.3 
LDD 1-aux 64.6 48.4 
LDD Diodes 28.8 25.4 
LCCLaux 46.1 41.5 
RL oa d 79.7 49.8 76.2 65.5 
Room Temperature 20.9 19.1 21.8 21.5 
Table 63: Temperature Readings for Various Converter Components 
6.6 Chapter Summary 
A prototype was created to validate the operation of the converter and to verify the 
accuracy of the simulation models used. The simulated results presented in Chap-
ter 6 show good agreement with those measured from the prototype. The converter 
was tested at output loads of 425 W and 850 W with and without auxiliary circuits 
such as LDD and LCC. The results show good agreement between simulation and 
prototype waveforms. The waveforms show that the theory in Chapter 2 is slightly 
inaccurate as the original theory did not take into account the distributed winding 
capacitances of the transformer and the junction capacitances of the high voltage rec-
tifier diodes which caused the current to ring during the 'off' intervals. This made the 
solving of the steady state simultaneous equations in Chapter 3 much more difficult, 
as not only did it mean more equations had to be solved, but the number of additional 
equations or states are dependent on whether the direction of current flow, after the 
parasitic resonance in the transformer, resulted in the PA leg MOSFETs turning on 
with either partial or full ZVS or hard switching. Due to this phenomenon, the PS-
BCF without the auxiliary circuit turned on without ZVS at the two output loads 
and resulted in very high losses. The converter could not run at full output load 
as the excessive switching losses in the PA leg caused the MOSFETs to fail. Thus, 
the converter should not operate at such high frequencies without some form of soft 
switching to reduce switching losses. 
The limitations of PSPICE could be seen at times, when accuracy was lost due to the 
wide voltage and current value ranges present in the circuit which sometimes either 
caused the circuit to be unable to converge to sensible values or sacrificed precision 
in order to achieve convergence. 
Simulations of an output short-circuit using a low resistance load were simulated on 
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the various configurations of the PSBCF. These were compared to that of the Current 
Fed Bridge and the results showed that the PSBCF performed much better in its ability 
to withstand short-circuits. These simulations were tested based on the worst case 
scenario where the output voltage completely collapses in less than a cycle, causing 
the simple voltage control to open its duty to 1 resulting in a a high 'SCiax  In reality 
the output voltage will be held up by the output capacitors and the voltage loop will 
not respond that quickly and the resultant Is c,,,,, would not be as high. The closed-
loop short-circuit simulations also verified the averaged model of the PSBCF. The 
averaged model is reasonably accurate with slight deviations being caused by the 
parasitic resonance within the transformer. 
Waveforms captures for the short-circuit tests for the PSBCF with auxiliaries prove 
the inherent short-circuit protection of the converter. 
Further simulation waveforms show the limitations of the various MOSFET models 
and the trade-offs which had to be made. Detailed MOSFET models provided good 
insight into the switching transition of the converter but were useless for normal sim-
ulations as MICE kept coming up with convergence problems. The simple MICE 
model editor models enabled the simulations to run, albeit slowly, for longer simu-
lations but gave inaccurate switching transitions. Averaged models of the converter 
were very useful in obtaining general behaviour of the converter over much longer 
periods of time but are unable to provide much detail into what is happening within 
a switching cycle. Thus, the models have to be selected with care and the limitations 
of each understood when using these models to simulate the behaviour of the PSBCF 
under MICE. 
Chapter 7 
Evaluation, Comparison and 
Discussion 
7.1 Discussion 
The prototype PSBCF converters performed well in tests and simulations showed 
good agreement with the experimental waveforms. However, a couple of problems 
were encountered when running the PSBCF converter without auxiliaries. 
The converter could only carry half the load of 451W at full output voltage. The main 
problem was that of excessive power loss on the PA leg which caused the MOSFETs 
to overheat and eventually fail. The secondary problem was that of high during 
hard switching of the PA leg which caused cross-conduction. 









I 	Partial soft switched 
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II 	 t 
tresonant 
Figure 7.1: Effect of Parasitic Resonance on ZVS: (a) Hard Switched (b) Partial 
Soft Switching 
The excessive power loss is caused by the oscillation within the transformer para- 
sitics. This causes i p ,j to continue flowing in the MOSFET's parasitic diodes even 
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after i p ,i has fallen to zero during the passive interval (Figure 7.1). This oscillation 
is clearly visible on the ip,i waveforms when VA - vB = 0 in Figure 6.5 When the 
currents flow in the opposite direction, the body diode of the MOSFET just turned 
off must conduct. If the complementary MOSFET then turns on during this condi-
tion, the MOSFET loses soft switching and resembles a normal hard switched bridge 
converter where the MOSFET just turned off is now acting as the free wheeling diode 
(Figures 6.45 and 6.46). The parasitic body diode of the MOSFET is poor and suf-
fers from greater losses than a discrete diode, and the losses are all generated within a 
package (as opposed to two if a discrete one were to be used). In addition, when the 
body diode recovers, the turn-on MOSFET must carry this reverse recovery current 






Figure 7.2: MOSFET Parasitic Diode Recovery with High 4 dt 
This manner of hard switching the MOSFETs gives rise to the problem of the high dt 
and is similar to that faced by the forward converter with a synchronous rectifier [76]. 
The MOSFETs on the PA leg plays the main switching role at turn-on and resembles 
a synchronous rectifier or freewheeling diode upon turn off. This isin contrast to 
the ideal ZVS PSBCF case where the MOSFET acts as a free wheeling diode before 
turn-on and conducts as a MOSFET on turn off. The synchronous rectifier forward 
converter also suffers from high AY when the MOSFET acting as the synchronous dt 
rectifier switches off. The high rate of recovery causes its gate-source capacitance 
to charge up above the threshold voltage and switch itself back on causing cross-
conduction. 
An important difference between the synchronous rectifier and the PSBCF is that 
operation of both MOSFETs in the same leg of the PSBCF is identical (apart from 
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a phase shift of 1800)  unlike the forward converter with synchronous rectifier. The 
difference between the PSBCF and the forward converter with synchronous rectifier 
is that in the latter the two MOSFETs can be driven at different speeds because the 
waveforms for the synchronous rectifier MOSFET and main switching MOSFET are 
not symmetrical. If the source-drain current carried by the MOSFET to be turned 
off is large then there is the risk of the recovery current being too large for the other 
MOSFET. If the source-drain current are very small, the body diode will recover 
much more quickly, resulting in the high AY of the MOSFET Vds. This causes Vgs 
to be pulled up as well, as evident in Figures 6.44 and 6.45. If the value exceeds the 
MOSFET's threshold voltage, the MOSFET will turn on, causing cross-conduction 
and very likely destroying both MOSFETs. 
A possible solution is to reduce the value of the gate resistance in order for the built 
up charges in the gate to dissipate before the threshold voltage can be reached. How-
evei the finite parasitic resistance in the MOSFET packing and leads and the output 
impedance limits the speed at which the charges can dissipate. In addition, by reduc-
ing the gate resistance, the MOSFETs will turn-on more quickly, again resulting in the 
high problem. [43] calculates the gate resistance required for both MOSFETs for dt 
the case of the forward converter with synchronous rectifier which closely resembles 
this situation. 
The above then makes it pointless to use different gate resistance for MOSFETs on 
the same leg. Although turn-off enhancement circuitry helps to alleviate the problem 
by allowing a quick turn-off while limiting the speed at which the MOSFET turns-on, 
it might still not be quick enough for the fast recovery of the body diode. 
The use of a bipolar pulse transformer as shown in Figure 7.3, is a possible solution 
to the problem. By connecting the driving signals for both MOSFETs to the primary 
of the transformer, a bipolar driving signal can be generated for both MOSFETs of 







Figure 7.3: Bipolar Gate Pulse Transformer Circuit 
As TA is about to be turned on, TB experiences a negative voltage which forces the 
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MOSFET to be off. The limitation of this approach is that with the use of high 
current MOSFETs, the gate source capacitance tends to be large. In order to get a 
good driving waveform at the gate, the resonant frequency of the pulse transformer 
leakage inductance and C gs should be a couple of decades higher than the switching 
frequency. This requires a pulse transformer with very low leakage inductance, which 
most commercial ones are unable to meet. 
Early prototypes of the PSBCF without auxiliary circuits failed due to high AY recov-
ery of the body diode when acting as a free wheeling diode in a hard switched mode. 
Only the gate pulse transformer solution solved the problem, using twisted trifilar 
wire wound on toroidal transformer cores to reduce leakage inductance. The leakage 
inductance of most commercial offerings is too high and only a sinusoidal waveform 
was observed at the gate instead of the required bipolar pulse waveform. 
Average Mode Simulation 
The PSBCF averaged model does not take into account conduction losses. There-
fore, if there are significant losses, e.g. switching, conduction or magnetic, then the 
model does not work as well. The simulation predicts an operating duty slightly 
lower than in reality. However, the averaged model can still be used for very gen-
eral behaviour work. The time taken to carry out a simulation is reduced greatly, 
enabling longer simulations times which would otherwise be impractical due to the 
long calculation times and the large data files produced. In addition, the averaged 
model is able to analyse the converter's performance in the frequency domain with 
Bode plots, which the transient simulation is not able to generate. In Figures 6.27, 
6.29, 6.31, 6.33 and 6.34 it can be observed that the waveforms of the averaged 
models are reasonably close to the waveforms of the switched models. The average 
model was created assuming an ideal sawtooth waveform, and does not consider the 
effects of the transformer parasitic oscillation. This accounts for the difference in 
time required to recover from the short-circuit when compared to the PSBCF with 
no auxiliaries. When comparing the averaged model to the full simulation of the 
PSBCF ideal model (with the transformer parasitic capacitances removed), the wave-
forms match reasonably well (Figures 6.33 and 6.34). The averaged model is able to 
model the converter in both DCM and CCM mode and transit between the two when 
operating conditions change. In Figure 6.33 during normal operation at the begin-
ning and at the end, the converter is operating in DCM mode as it was designed to. 
During the short-circuit and recovery period, the converter operates in CCM mode, 
where the inherent power limiting nature of the converter is active. In addition to the 
averaged transformer currents, the model is also able to show the peak transformer 
currents of each cycle, giving the designer information about current ratings to assist 
in specifying the appropriate MOSFET for the particular design. 
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Transient Simulation 
The transient simulation has its own limitations. There is a limit to the accuracy with 
which the parasitics can be included into the simulation model. Magnetic compo-
nent core hysteresis losses have not been included, as the impedance analyser mea-
suring the component values does so with a maximum excitation voltage of 1OV. The 
MOSFET models used were created using the model editor provided by PSPICE as 
mentioned in Chapter 6. While these models can be used to simulate the conduction 
losses, the simulated switching event is not an accurate simulation of the actual cir-
cuit. While more accurate models are provided by the manufacturer, these are much 
more complex and the simulator has difficulty converging to a DC bias point for 
the simulation. Thus, the manufacturer's models could only be used to examine the 
switching in detail in isolation from the rest of the circuit. 
7.2 Losses 
Losses in a SMPS converter can be attributed to the following components: 
. Semiconductors: MOSFETs and diodes 
Magnetic components: Transformers and inductors 
• Capacitors 
The following sections analyses the losses for the PSBCF generated by the various 
components and compares them to the CFB as a means of evaluating performance. 
7.2.1 MOSFET Conduction Losses 
Semiconductor losses fall into two categories: conduction and switching losses. Con-
duction losses are generated due to the finite resistance of the semiconductor when 
carrying a current. This section estimates MOSFET conduction losses for the various 
converters and compares them to each other. Calculations assume that semicon-
ductor blocking losses resulting from the leakage currents during the off state are 
negligible and thus these have been omitted. Some other assumptions made are listed 
in Table 7.1. 
PSBCF MOSFET Losses 
The conductions losses for the PSBCF MOSFETs can be calculated by calculating the 
RMS value of L. As the transformer current has to flow through either the top or 
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Assumptions for CFB 	 Assumptions for PSBCF 
Current shape 	Ripple free due to large 	 Ideal sawtooth waveform 
LCoke 	 with no oscillations after 
has fallen to zero 







Diodes Motorola MURI560 Motorola MURI560 
Switching 
	
160 kHz (TPWM) 
	
250 kHz 







Table 7.1: Assumption Used for Estimating Losses for the CFB and PSBCF Con-
verters 
Loss calculation Parameters Value 
MOSFET RDSO,1 0.19 U 
Transformer Primary RDC1 16.8 mU 
Transformer Secondary RDC2 176 mU 
DC resistance of LpTi 20.4 mU 
DC resistance of LDD L aux 13 mU 
Forward voltage of LDD Dodd 1.2 V 
DC resistance of LCC 33 mU 
ESR of LCC C aux i, C aux2 230 mU 
Forward voltage of HV Rectifiers 2 V 
ESR of Filter Capacitors 20 mU 
Table 7.2: Parameters Used for Loss Estimation 
Currents 
'prt(Pk) 3.8 'prt(Pk) 
I-prt(RMS) 3.6 1-prt(RMS) 
'TPWM(Pk) 3.8 1Laux(Pk) 
LTPWM(RMS) 3.1 LLaux(RMS) 
'Lch.oke(Pk) 3.6 RMS (iprt - LLaux) 
1-Lchoke(RMS) 3.4 Average (Ii1,-t - 
PSBCF 
No Auxiliary 	LDD LCC 
8.3 	7.8 8.4 





Table 7.3: Current Values Used for Loss Estimation 
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bottom MOSFETs on the AP leg, and the conduction time for the parasitic MOSFET 
body diode is small in relation to the main conduction time, the conduction losses for 
each leg can simply be approximated as Tprt(RMS)  X RDSO,. dC0 d is the equivalent 
duty for when the MOSFET is conducting current. 
ri(RMS) = 	dc0 d 1prt(Pk) 	 (7.1) 
I , 
'prt(Pk) - 2, 
 sec 
	
- 	 d 	
(7.2) 
coRd  
r~ d I'  sec 	 (7.3) 1prt(RMS) = d 
dco,id = d, 
Vin 	 (7.4) 
out 
I' _(Vi _V ut)d2 _
T05V 
(7.5) sec 
- 2 I-Privolut 
/ 	21'sec 	 (7.6) 
d= TOSVi•(VinVut) 
tprj(RMS) = 	
. 	 . (V - V) 	
(7.7) 
21' sec L sec P 
If there are no auxiliary circuits attached to the PA leg, the conduction losses should 
be the same as those for the AP leg. Conduction losses for the PSBCF bridge MOS-
FETs can be compared to those in an ideal CFB by making the assumptions listed in 
Table 7.1. 
By substituting the circuit parameters into Equation 7.7, and plotting iprt(RMS) /I s ec 
against Iec,  the increase in RMS transformer current due to the discontinuous nature 
of the phase shifted bridge can be shown (Figure 7.4). Figure 7.4 shows that the RMS 
current can be up to three times the average current at very low 'ec  currents. The 
difference is not as noticeable when the loading is close to full load at the boundary 
condition 'secBC  (5.068 A) where tp rt(RMS) is only 1.155 times of 'ec 
By using an RDSO  value of 0.19 0 for the SPW20N6OS5 MOSFET, a plot of the 
conduction losses per leg is shown in Figure 7.5 for both the PSBCF and the CFB 
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Figure 7.5: MOSFET Conduction Losses Against Output Power 
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converter. It can be seen that at 1 kW output power, although conduction losses have 
increased by about 50%, it only represents 0.15% of the total output power. 
If the LDD auxiliary circuit is employed, the current entering the PA leg can be as-
sumed, in the worst case scenario, to have an AC pulsed waveform of ±I prj(pk). 
This can only occur if the auxiliary diodes can recovery instantaneously and that the 
peak recovery current value is that of the the forward peak transformer current. 
	
1-Laux(RMS) = ' prt(Pk) 	 (7.8) 
See Equation 7.2 - 7.4 
/ 	21' I -tVj 	 (7.9) sec dcond 
= TosV(Vt n - V) 
tLaux(RMS) 
= 211 , ec TO . 5V. ut _(Vin - 	
( 7.10) 
LpTivin 
Figure 7.6 shows the MOSFET conduction power loss at various output powers for 
the PSBCF PA leg compared with that of an ideal CFB converter. The difference in 
















00 	 200 	 400 	600 	 800 	1000 
P0 (W) 
Figure 7.6: MOSFET Conduction Losses for PA Leg with -LDD Auxiliary 
Against Output Power 
As for the PA leg with the LCC auxiliary circuit, the waveform is more difficult 
to generalise and the simplest method of finding the RMS currents is to create the 
waveform equations using MATHCAD and calculate the RMS currents and aver-
aged currents at various duties. The conduction power loss values obtained are then 
plotted against the output power obtained at the respective duties (Figure 7.7). 
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Figure 7.7: MOSFET Conduction Losses for PA Leg with LCC Auxiliary 
Against Output Power 
Although MOSFET switching losses are greatly reduced using ZVS techniques, from 
eliminating MOSFET turn-on losses, there would still be some MOSFET switching 




Ps" = 	fS wVds Offl.d s offtf au 	 (7.11) 
where id,Off  is the drain-source current flowing in the MOSFET just prior to being 
turned off. 
Turn-off losses depend on how quickly the gate charge can be removed from the gate 
capacitance and can be reduced by using better MOSFET gate drive circuitry which 
is capable of turning off the MOSFET faster. One such enhancement for the gate 
drive circuitry is the use of the anti-parallel diode, DTX,  which reduces the gate drive 
impedance when turning off the MOSFET which allows the gate-source capacitance 
to be discharged quickly (Figure 6.1). In addition, the value of tdsOff  depends on 
the leg on which the MOSFETs are located on. tdsOff  for the PA leg is particularly 
difficult to estimate any degree of accuracy. As such, MOSFET switching losses were 
obtained more accurately using the PSPICE waveforms. 
Power Loss Estimation Using PSPICE Waveforms 




eTx = 	i(t)v(t)dt 	 (7.12) 
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MOSFET Losses (W) 
PSBCF 
No Auxiliary LDD LCC 




PA leg (250 kHz) 
28.48 Ps 
4.14 PCoRd 
32.61 PA Total 
54.82 7.18 2.91 
3.32 6.71 4.11 
58.14 13.90 7.01 
TPWM (160 kHz) AP leg (250 kHz) 
Ps 24.88 Ps 7.45 8.25 9.52 
PCond 1.46 PComd 5.68 3.33 4.09 
TPWM Total 26.35 AP Total 13.13 11.58 13.61 
Total 58.96 71.27 25.48 20.62 
Table 7.4: MOSFET Losses for the Various Converters 
Ptoss =sw .  eTB 
	 (7.13) 
The procedure is as follows. Multiply the current and voltage waveforms for the 
device of interest and integrate with respect to time. Then pick the difference in 
the integration values between the start and end times of the particular event to be 
measured and multiply the energy difference by the switching frequency of the device 
to calculate the power loss (or gain) contributed to the overall loss by the event. 
From eTx traces in Figures 6.44 to 6.48, the turn-off losses for TA and turn-on losses 
for TB can be observed under hard switching and ZVS conditions. Any negative 
power dip is caused by device capacitance, such as MOSFET C., returning energy 
to the system, causing a gain in energy, when the MOSFET is soft switched. This can 
be observed in the trace for CTB in Figures 6.47 and 6.48. 
This method of estimating component power loss is more accurate, if a steady-state 
simulation of the converter can be performed, as the current waveform can be more 
accurately simulated than the quick estimation method mentioned above. Continuing 
with this PSPICE method of loss estimation for MOSFETs in the various converters, 
Table 7.4 presents a summary of the losses incurred when running at 1 kV, 850 W. 
CFB TPWM MOSFET Losses 
Assuming that the CFB is running with a duty similar to that of the PSBCF at full 
load (d = 0.667), transistor TPWM in the CFB then conducts load current for two 
thirds of the period while Dl conducts for the other third. The RMS currents and 
conduction losses (PCOdTPWM)  can then be calculated using Equation 7.14 and 
7.15. 
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t- 	1' pri.(RMS) = sec /ä 	 (7.14) 
PcodTpwM = T sec 2,1 RDSon 	 (7.15) 
Equation 7.16 can be used to perform a quick estimate of switching losses for the 
CFB MOSFETs [26]. 
1 
Ps" = . fswVds Offd s Off(trtse + tfafl) 	 (7.16) 
7.2.2 ZVS Sensing Drive Circuitry 
As shown in Section 7.1 and 7.2.1, the body diode of the MOSFET should be used 
with care. It should not be used as a conventional free-wheeling diode as the turn-off 
losses incurred makes the converter inefficient and unreliable. Even when the body 
diode is being used to provide ZVS for the MOSFET, it has been found to cause 
converter failure under extreme operations as mentioned Chapter 2. An alternative 
is to implement a zero voltage sensing circuit to automatically sense the presence of 
of the zero voltage condition before switching on the MOSFET. Figure 7.8 shows one 
such circuit adapted from one proposed by [77]. 
The ZV sensing circuit is broken up into three parts: 
Zero voltage zero current detector 
Gate pulse rising edge detector 
Gate pulse falling edge detector 
The comparator senses a low voltage at the drain - source terminals of the MOSFET 
and outputs a low (0) signal. If the gate drive signal is low too, then logic gate 2 
will output a high (1) signal to turn the MOSFET on. Having switched the MOSFET 
on, the comparator senses the non-zero current condition and gate 3 will keep the 
MOSFET switched on as long as the output of gate 7 is high. 
The gate pulse rising edge detector uses an RC network and comparator to delay 
and invert the gate pulse signal. The original gate pulse signal is then compare to 
its inverted delayed counterpart by gate 4 which effectively senses the rising edge of 
the signal. By using a different logic gate (gate 5) to compare the signals, a falling 
edge detector is achieved. However, unlike the rising edge detector, the falling edge 
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The three logic components are then linked up using gates 6 and 7 which switched 
on the MOSFET when either Vds = 0 and the gate signal is still low, or when the gate 
signal is turned on. The MOSFET is switched off when either the gate signal is still 
high and a zero drain source current is detected, or when a falling edge is detected on 
the gate signal. 
The circuit can be set to switch the MOSFET on when a low v j is sensed instead 
of zero to ensure that the body diode does not conduct. Efficiencies will not be 
greatly affected as most of the energy stored in the MOSFET C 0 would have been 
recovered. 
Figure 7.8: Automatic ZVS Sensing Drive Circuitry 
7.2.3 Diode Losses 
If the opposing MOSFET is turned on too quickly under hard switching operation, 
the parasitic diode recovery losses will be high. Conversely, a slow turn-off increases 
turn-off losses. Thus a fast turn-off circuit is needed while keeping turn-on slower. 
The main diode losses occur during turn-off where the reverse recovery charges have 
to be supplied while the diode is recovering to its full reversed state (Equation 7.17). 
PDoff = fsw O.S 	 (7.17) 
trr 
The diode turn-on losses can be assumed to be negligible. Assuming that the diodes 
have no dynamic resistance (which adds an additional resistive loss to that cause by 
the forward voltage) the conduction losses can be estimated using Equation 7.18. 
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Converter CFB PSBCF 
Transformer Transformer Ladd LDD L aux LCC L aux 
Frequency (kHz) 80 300 250 SO so 
AB (mT) 0.14 0.066 0.516 0.1 0.1 
Manufacturer Philips Philips Sprang Magnetics MMG MMG 
Material 3F3 3F3 A2 Genalex VH Genalex V 
PLD (mWcm 3 ) 200 150 752 2000 600 
Ve (cm-3 ) 158 158 20.65 5.42 10.30 
Pt... (W) 31.6 23.7 15.53 10.84 6.18 
Table 7.5: Core Loss Information for the Various Magnetic Components 
PDcoiid = Ipr i.VF 	 (7.18) 
The average currents entering the diode leg of the LDD auxiliary can simply be ob-
tained by subtracting the average transformer primary winding current from the aver-
age auxiliary inductor current. Since it is assumed that i.Lax = 'prt(Pk), the average 
value is simply the difference between the 'pri(Pk)  and In addition, due to the 
presence and operation of Laux5  the energy stored in the auxiliary diodes reverse re-
covery charge is not dissipated during switching but transfered to '-UUX  Thus, the 
auxiliary diodes mainly suffer from conduction losses. 
The body diodes for MOSFETs tend to be poorly characterised, with only a few 
characteristics provided by manufacturers which are condition specific. This prevents 
the calculation of any sensible loss values. However, the detailed MOSFET SPICE 
models are more revealing and can provide an estimate to the losses incurred. 
7.2.4 Magnetic Component Losses 
Magnetic components such as transformers and inductors suffer mainly from two 
forms of losses: resistive losses of the windings and AC hysteresis core losses. A sim-
ple method of estimating copper losses is to measure the DC resistance, and multiply 
it by the RMS current squared. However, this is a basic estimate and does not include 
other effects such as skin depth and proximity effect. Due to the lack of information 
for the CFB Lcho ke , winding losses were assumed to be roughly equivalent to that of 
the auxiliary inductors used. 
Hysteresis losses can be estimated by obtaining the power loss per unit volume PLD 
for the core material. This requires knowledge of the operating frequency, flux den-
sity and volume of the component. An example is shown in Table 7.5. 
Core losses for L,hoke  are assumed to be zero because the choke mainly carries DC 
current with a low AC ripple. Hysteresis losses will also be low. 
Unfortunately, the core loss information for Genalex cores used is not detailed and 





80 kHz 250 kHz 
No Auxiliary 	LDD LCC 
PSWMOSFET 53.36 62.27 15.43 12.42 
PCOdMOSFET 5.60 9.00 	10.04 8.20 
PTOtUtMOSFET 58.96 71.27 25.48 20.62 
PSwFWDiode 0.03 
PcomdFwDiode 0.79 2.33 
PHVReCt 1.64 1.62 1.69 1.69 
PDtodes 2.45 1.62 4.02 1.69 
Pxfntrwdg 0.35 0.54 0.54 0.57 
PXfrCore 31.60 23.70 23.70 23.70 
PLp rtwdg 0.40 0.40 0.42 
PLprtCore 15.53 15.53 15.53 
PLcJ-tokewdg 0.50 
PLchokecore 0.00 
PLauxwdg 0.50 0.42 
PLauxCore 10.84 6.18 
PMagnettcs 32.45 40.16 51.51 46.82 
PCEsT 	 4.77m 9.38m 	9.66m 	urn 
PCauxEsr 1.47 
Papacjtors 	4.77m 9.38m 	9.66m 	1.48 
Total Losses 	93.87 113.06 	81.01 	70.61 
Pout 851.00 851.00 851.00 851.00 
944.87 964.06 932.01 921.61 
Efficiency 90.07 88.27 91.31 92.34 
Percentage Loss 9.93 11.73 8.69 7.66 
Table 7.6: Breakdown of Estimated Losses for the Various Converters 
power loss was calculated from data obtained under the manufacturer's test condi-
tion. 
7.2.5 Overall Estimated Losses 
The overall estimated losses for the CFB, the PSBCF with no auxiliaries, the PSBCF 
with LDD and the PSBCF with LCC are tabulated in Table 7.6. Generally, oper-
ating the PSBCF with auxiliary circuits reduces total MOSFET losses by more than 
half, with the LCC auxiliary circuit offering even greater savings. Although the total 
conduction losses for the PSBCF MOSFETs are increased in comparison to the CFB 
converter, this is more than compensated for by the reduction in switching losses. 
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The reduction in switching losses is significant in that the PSBCF converter is operat-
ing at a much higher frequency of 250 kHz while still managing to reduce switching 
loses when compared to the CFB which only operates at a switching frequency of 
80 kHz. It is the significant amount of switching losses which prevents the CFB con-
verter from operating at higher frequencies to provide a better performance for the 
TWT radar. MOSFETs on the AP leg of the PSBCF with LDD auxiliary have lower 
losses (Table 7.4) than the those of the PSBCF with LCC auxiliary due to the lower 
peak and RMS currents present in L p ,i (Table 7.3) due to the placement of the LDD 
L aux  in series with the transformer resulting in a larger impedance value. However, 
the PA leg of the PSBCF with LDD auxiliary does not perform as well (Table 7.4) due 
to the higher circulating currents in the auxiliary (Table 7.3) and overall, the LCC 
auxiliary circuit performs slightly better than the LDD auxiliary circuit in reducing 
MOSFET losses. 
The PSBCF converter without auxiliary circuit might appear to have a reasonably 
high efficiency in the Table 7.6 estimates, but it is important to note that most of 
the losses are actually MOSFET switching losses (Table 7.6) in particular, switching 
losses for the two MOSFETs on the PA leg of the converter (Table 7.4). The MOS-
FETs are unable to dissipate the large amount of heat generated and therefore the 
converter fails. 
The use of either auxiliary circuit naturally results in higher losses for the components 
which makes up the circuit. i.e. The LDD auxiliary circuit will suffer greater diode 
losses and the LCC auxiliary circuit will have greater capacitor losses. However, it is 
probably easier to reduce the capacitor losses for the LCC auxiliary circuit, by using 
large electrolytic capacitors with low ESR values which would also function input 
bulk capacitors. Reducing diode conducting losses is quite difficult at the forward 
voltage rating of a diode tends to increase with increasing reverse blocking voltage 
and the high input voltage of the converter forbids the use of Schottky diodes. 
It is very difficult to accurately compare the losses in the magnetic components of the 
converters for several reasons. Firstly, the specifications for the CFB magnetic com-
ponents were not available and a very rough estimate is provided to provide some 
of idea of the losses which might be incurred. The loss values of the CFB magnetic 
components were given a very low and ideal estimate so that any increase in effi-
ciency when comparing the PSBCF to the CFB is not due to an over estimate of the 
CFB magnetic losses. Next, the auxiliary inductor designs were not optimised for 
both auxiliaries due to the lack of MPP cores available and the limited core material 
data supplied by the manufacturer which prevents core losses from being accurately 
estimated. Finally, high frequency AC losses were not included for any of the com-
ponents. These AC losses are a result of skin effect, proximity effect, many attempts 
have been made to estimate these losses [78, 79],  however, due to the two reasons 
listed above, an accurate estimate of the AC losses would not significantly increase 
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the accuracy of the overall estimate of the magnetic component losses. The RAC  re-
sistance used to model the AC losses are only a rough estimate as the transformer 
was not tested at the full input voltage to test the core loss with the actual flux swing 
when used in the converter. 
Overall the estimate efficiency of the PSBCF with LCC auxiliary is around 92% at 
full load compared to 91% for the PSBCF with the LDD auxiliary circuit. This com-
pares reasonably well to the efficiency readings taken off the prototype converter (Ta-
ble 6.2) at full load. The efficiency of the actual CFB approximately 80% (efficiency 
value provided by Mr Frank Fisher of BAe Systems). The difference in efficiency 
reading could be assigned to an under-estimate of the magnetic component losses, 
increased component count and losses due to operating at the output load of 1 kW 
at 25 kV full output voltage instead of 851 W at 1 kV. Losses of the control cir-
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Figure 7.9: Chart of Losses for the Various Converters 
7.3 Comparison of PSBCF with CFB 
From experiments with the various prototype PSBCF, it was found that operation of 
the PSBCF without auxiliaries on the PA leg is not suitable without modifying the PA 
leg with snubbers to reduce the losses caused by the hard switching. Although the PA 
leg of the PSBCF was initially thought to operate with a ZCS turn-on, this was found 
to be incorrect due to the presence of parasitic capacitances in the transformer which 
caused oscillations during the off period which resulted in current flowing. 
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Figure 7.10: Chart of Losses Expressed as Percentage of the Overall Losses for 
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Figure 7.11: Diode Modifications to MOSFET to Prevent Body Diode Conduc-
tion 
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The current could be diverted away from the main MOSFETs by using blocking 
diodes (DR vseStock) in series with the MOSFET together with freewheeling diodes 
(DF reewhee t) (Figure 7.11. However, the dumping of charge stored in the MOSFET 
C oss and reverse recovery losses of the DFreeweet  would still occur every switching 
cycle. Thus, operating the PSBCF without auxiliaries would require more additional 
components to make it work efficiently than by using either one of the auxiliaries. 
The use of the auxiliaries has an added benefit of helping avoid cross-conduction 
by subjecting the MOSFET just switched off to the reverse blocking voltage under 
resonance when both MOSFETs are switched off. This is unlike the hard switched 
condition where the turn-off MOSFET experiences a high AY (limited only by the dt 
turn-On speed of the other MOSFET when it turns on risking cross-conduction). 
By operating with soft-switching, the converter is able to reduce switching losses 
and increase efficiency to over 90% at an output power of 851 W. This allows the 
PSBCF converter with auxiliaries to operate at a much higher switching frequency of 
250 kHz. 
7.4 Short-circuit Performance 
From Figures 6.29, 6.31, 6.39 and 6.40 it can be observed that during an output 
short-circuit, the PSBCF performs as designed with the transformer primary currents 
never exceeding 'SCmax,  unlike the CFB which is only able to limit the rate of in-
crease in choke current but not the current itself. When using the LDD auxiliary 
circuit, the short-circuit peak current is further reduced due to the presence of the 
[-aux in series with Lp,i . If the current is not sensed and the converter shut down, all 
MOSFETs will eventually be destroyed. The PSBCF converter is resistant to output 
load short-circuits due to the location of its main inductor. By having the inductor 
in series with the transformer, it experiences bipolar excitation and thus carries no 
DC current. If an extended period of short-circuit is anticipated, appropriate cool-
ing must be provided for the MOSFETs. If current sensors are used in addition to 
the inherent protection, this will enable the short-circuit or overload condition to be 
detected much earlier as the currents will rise to its designed maximum value much 
quicker (in half a cycle for Figures 6.30 and 6.32) as it does not have a large choke 
to slow the current rise thus delaying the detection. 
However, tests of the PSBCF with no auxiliaries have shown that the PSBCF is not 
protected against cross-conduction failures where MOSFETs on the same leg conduct 
simultaneously. The likelihood of this occurring can be reduced by the use of bipolar 
driving signals for the MOSFETs and also over-current sensors to the input of the 
bridge to shut down the converter when such a situation is detected. However, the 
converter has no inherent protection built in, unlike the use of 'choke  for the CFB. 
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Advantages of the PSBCF 
The large input choke previously required by the CFB is now replaced by a smaller 
inductor in series with the transformer and a small auxiliary inductor. By remov -
ing the DC choke and operating in DCM the PSBCF should be able to respond to 
transients more quickly. 
The series PWM MOSFET used in the CFB is not required in the PSBCF. This reduces 
the control chip required to only one, simplifying the design. The PSBCF has no need 
for anti-parallel diodes or snubber circuitry around the MOSFETs. If ZVS sensing 
circuitry is implemented, there would be no need to use MOSFETs with fast recovery 
body diodes to reduce the chance of failure while operating with extremely small 
duty ratios. 
Due to the reduction in losses, the heatsink requirements of the converter can be 
reduced to provide the same operating temperatures for the semiconductors. Con-
versely, if the heatsinks remained the same, the semiconductors will run cool provid-
ing better reliability. 
With the increase in efficiency, obtained primarily from the reduction of switching 
losses, the operating frequency of the converter can be increased to enable synchro-
nisation with the radar. When using the PSBCF with the LDD auxiliary circuit the 
short-circuit performance is better than with the LCC auxiliary, with lower peak 
short-circuit currents due to the increased inductance between the legs of the bridge. 
Disadvantages of the PSBCF 
Due to the discontinuous nature of the current waveform, conduction losses increased 
due to the increased RMS value. However, this is more than compensated for by the 
reduced switching losses. The PSBCF MOSFETs will experience higher peak currents 
during normal operation when compared to the CFB. 
When using the LDD circuit the converter suffers from duty cycle loss due to the 
reverse recoverytime of the auxiliary diodes. This can be compensated for by design-
ing the converter with a lower Lpj value, which would not appreciably affect the 
short-circuit peak current due to the presence of the additional 
Unfortunately, by not using LChoke, the converter now lacks the ability to protect 
itself against cross-conduction faults. This is not necessarily crucial if the right MOS-
FET driving circuitry is used as explained at the beginning of this chapter. 
Generally, although efficiencies have been improved, the magnetic losses can be fur-
ther reduced by optimising the magnetic components. 
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7.4.1 Limitation of Simulation 
Simulations are useful in showing how the converter operates, but are limited in a 
few ways. 
One particular limitation, as mentioned previously, is the trade-off between accuracy 
and complexity of the simulation. The use of simple component models or averaged 
converter models allows the designer to quickly observe operation but may be inaccu-
rate in the finer details such as during switching transition or losses prediction. They 
allow simulations to be carried out much more quickly than when using complex 
models, which sometimes cannot be run when integrated into the main simulation 
due to convergence problems. Therefore various levels of detailed simulation have to 
be carried out in order to be able to observe details on different time scales. Thus, 
care has to be taken not to extract too much detail from a simulation which it has 
not been designed for, and the results should always be verified with experimental 
converter readings as in Chapter 6. 
Another limitation of simulations is the lack of temperature data. Some component 
models include such a feature to alter the component's behaviour when operated un-
der different temperatures. Temperature dependent models are useful in determining 
failure modes where components overheat due to excessive power loss. Although 
power loss can be calculated by PSPICE, it does not necessarily mean that the opera-
tion falls within the safe operating area suggested by the manufacturer. 
These PSPICE simulations can be extended to simulate the converter in the actual 
25 kV high voltage output for a pulsed TX7T load to observe its performance for the 
actual application. This is simply achieve my using 25 stacked secondary rectifier 
sections each with a secondary to primary turns ratio of 1:4 to maintain the optimal 
modulation index for maximum output power. As the operation of the converter on 
the primary side of the transformer has been proved to work in both simulations 
and actual prototype waveform captures, the model should work even when the 
secondary output voltage is stepped up. However, the model will need to reflect the 
actual components of the converter in order for the simulation results to be sensible 
and accurate. For example, the transformer needs to be accurately modelled so that 
the effects of the parasitics can be studied and checked to see that it does not affect 
the operation of the converter significantly. The design of the converter might then 
require adjustments in order to compensate for the parasitics of new transformer and 
additional high voltage rectifier sections, e.g. L p ,i might need to be reduced if L eak 
is increased and the inductor values for the auxiliary circuits might need to be re-
adjusted if the parasitic capacitances of the transformer is increased to ensure ZVS 
for the PA leg. With these adjustments made to the PSPICE model, the model should 
be able to accurately model the converter's performance when used in a high output 
voltage environment. 
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7.5 Chapter Summary 
Chapter 7 highlights some of the problems faced when prototyping the PSBCF con-
verter. One of the more serious problems is that of cross-conduction which this 
converter has no inherent protection against, unlike the current fed bridge which has 
the large DC choke to slow current rise. One of the causes of this problem is due 
to the parasitic ringing which results in the hard switching of the MOSFETS on the 
PA leg. This problem is easily solved by using either of the auxiliary circuits to aid 
soft switching. Cross-conduction and shoot-through can also be caused by incorrect 
programming of the transition delay on the UC3879 chip. Although the time taken 
for the resonant transition can be calculated, the lead inductance of the MOSFET 
package caused the turn-off to take much longer then expected. Switching on one 
MOSFET when the other on the same leg has not been totally switched off resulted 
in a cross-conduction situation. This was solved later by the use of bipolar gate pulse 
transformers to drive all the bridge MOSFETs. 
Loss comparisons between the various configurations of the PSBCF and current fed 
bridge showed that although the PSBCF converter components carried a greater RMS 
current due to the discontinuous operation, the overall savings from the reduction 
in switching losses resulted in an increase of efficiency from around 80% for the 
current fed bridge to over 90% for the PSBCF with auxiliaries. Equally important 
is that this was achieved at a switching frequency of 250 kHz instead of the 80 kHz 
used previously. Switching frequency was previously limited by switching losses, as 
would also be the case in the PSBCF converter without an auxiliary circuit when the 
PA leg failed due to loss of ZVS. A possible ZVS sensing MOSFET driving circuit is 
suggested which should enable the MOSFETs to optimally switch under ZVS. 
From the tests carried out, it is found that the PSBCF with LCC auxiliary gives a 
slightly higher efficiency than the PSBCF with LDD auxiliary. The LCC auxiliary 
when designed correctly can allow the converter to operate with ZVS from no-load 
to full load condition. The soft switching assistance can also be extended to the AP 
leg by connecting another small inductor from the midpoint of the AP leg to the ex-
isting auxiliary if the converter is expected to operate at very low loads for extended 
periods. The LDD auxiliary does not provide ZVS down to no-load condition and 
suffers from the fact that its operation depends on the reverse recovery characteristics 
of the diodes used, which reduces the effective duty of the converter. However, its 
short-circuit performance is much better than that of the PSBCF with LCC auxiliary 
due to the increased impedance offered by the location of the auxiliary inductance. 
Thus, this circuit is particularly suitable for applications which are expected to expe-
rience output short-circuits regularly. 
Chapter 8 
Conclusions and Future Work 
In Chapter 1, switched mode power supplies, used in most modern electronic equip-
ment, is estimated by market researchers to be worth an estimated US$10.1 billion 
in 2002 and expected to increase by half by 2009. While AC—DC converters out-
sell DC—DC converters, the latter is increasing its market share due to the increasing 
trend of using distributed modular converters and point of load converters. High 
voltage SNIPS play an important role in society, both directly and indirectly. They 
are required by important commercial semiconductor, scientific research, medical, 
aerospace and defence applications. Radar is a very significant application and the 
TWT radar in particular requires a high voltage power supply to operate. 
The objectives and scope of the project were also stated in Chapter 1 along with 
how this project contributes to knowledge. The hypothesis put forward is: The 
phase shifted bridge converter with capacitive filter is a suitable converter for high 
voltage applications and is a suitable replacement for the current fed bridge converter 
presently used in airborne TWT radar applications. 
8.1 Conclusion 
The project has shown that the phase shifted bridge converter with capacitive filter 
is a suitable converter for high voltage applications and performs better than the 
current fed bridge converter presently used in airborne TWT radar applications. The 
test results presented in Chapter 6 taken from the experimental prototype converter 
demonstrate that the PSBCF converter (with the use of auxiliary circuits) is able to 
perform at a higher switching frequency (250 kHz) than the CFB converter (80 kHz) 
while increasing overall efficiency from 80% to around 90%. Test results also show 
that the PSBCF converter is inherently short-circuit proof while the CFB converter 
was not and depended on a large input choke to slow the rate of rise of short-circuit 
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current. In addition, with the removal of the active component, TPWM, from the 
converter the number of control integrated circuit chips can be reduced by one which 
reduces the converter's complexity and improves reliability. All of these properties 
make the PSBCF a good choice for replacing the CFB converter as the power supply 
for use in in airborne IWI radar applications. 
The project developed the phase shifted bridge converter for use in a high voltage 
application. This was previously not possible due to the high transformer leakage 
inductance present which causes a duty loss which reduces the converters output 
voltage and power capability at high frequency. In addition, the PSBCF eliminates 
the need for the expensive high voltage output filter inductor of the conventional PSB 
and the input DC choke of the CFB, which keeps the overall weight of the converter 
low. This is replaced by two smaller inductors, L add and which provides zero 
voltage switching to the bridge MOSFETs. 
The PSBCF converter avoids the problem with variable frequency faced by resonant 
converters and thus allows the converter to be paralleled up to provide as much out-
put power as required by the application. In addition, this allows the converter to 
be synchronised to the radar to eliminate the effects of the noise at the switching fre-
quency from affecting the radar. Operating with a fixed frequency or limited range 
of frequency when synchronised to the radar allows the transformer to be more eas-
ily designed then when operating with a wide operating frequency using a resonant 
converter. 
By operating the PSBCF in DCM, it avoids returning current to the input each half 
switching cycle, which may cause increased voltage ripple on the input bulk capac-
itors. Although this means that the peak component currents are higher, but as the 
overall MOSFET switching loss savings is much more than the increase in conduction 
loss, MOSFETs run cooler than the those of the CFB and allows for an increased in 
switching frequency. While operating in DCM generally results in a higher output 
voltage ripple and requires a larger output filter capacitor, the output capacitors of 
the TWT radar are over-rated anyway to sustain the peak output pulses of the TWT 
and is adequate in filtering the increased output ripple. 
However, this are limitations to the PSBCF converter. Tests show that the basic 
PSBCF converter is unable to function reliably at the full range of output loads due 
to the parasitic transformer capacitance causing the loss of soft switching on the 
PA leg. This problem is easily overcome by the use of auxiliary circuits (LDD and 
LCC) adapted from those used in the conventional phase shifted bridge converters. 
Both auxiliary circuits assist MOSFETs on the PA leg to achieve ZVS improving 
overall efficiency. Using the LDD auxiliary circuit in the converter results in lower 
peak currents during output short-circuits. The use of the LCC auxiliary gives the 
converter a higher efficiency than the LDD auxiliary and can be designed to provide 
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ZVS from no-load to full output load condition. The LCC auxiliary can also be 
extended to provide ZVS to the AP leg when operating at low output loads for an 
extended period of time by simply adding another inductor. The LCC auxiliary also 
offers better integration into the converter as the capacitors can be also used as bulk 
input capacitors. 
Another limitation of the PSBCF is that there is no inherent protection against cross-
conduction, when both MOSFETs on a leg conduct current simultaneously, causing 
an input short-circuit. Precautions are taken while designing the PSBCF to prevent 
cross-conduction, with timing delays between the drive waveforms of MOSFETs on 
the same leg together with the use of bipolar gate pulse transformers for the MOS-
FETs. However, if a MOSFET were to fail, short-circuiting all its terminals, it would 
result in a cross-conduction condition when the other MOSFET on the same leg is 
switched on. 
As the converter possesses inherent short-circuit protection, a power limiting charac-
teristic exists. Therefore, a design method was developed for the PSBCF converter, in 
particular the sizing of the L p,j and transformer design, to achieve maximum output 
power while limiting output short-circuit currents. As a result of the power limit-
ing feature, the converter operates in discontinuous current conduction mode and 
requires a relatively narrow range of high input voltage in order obtain high output 
powers. Although the converter has to ability for synchronise operation, the range of 
frequencies is limited by the short-circuit peak current when operating at the lowest 
switching frequency. 
The simulation of the PSBCF has also been improved with the new averaged model 
of the PSBCF developed from the switched inductor averaging model. The speed of 
simulation is increased many fold in comparison to the full switched model of the 
PSBCF allowing for simulations of longer durations to be carried out to study the 
effects of components with long time constants (e.g. large output capacitors). The 
averaged model also allows for small signal analysis of the converter which is not 
possible with the full switched model. 
8.2 Future Work 
To further improve on the PSBCF, the next step of the work would be to close the 
feedback loop to study how the converter starts up and evaluate the response of the 
feedback loop. This will allow the averaged PSPICE model of the converter to be 
verified in the frequency domain in addition to the time domain. 
The averaged model of the PSBCF can be improved to take into account the non- 
idealities of the converter such as conduction losses, resonance of the transformer 
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parasitic capacitance when it discharges before the next active period and the effects 
of the auxiliary circuits. 
The zero voltage sensing circuit should be investigated further with the building of a 
prototype to test if the circuit offers significant improvements over the simple resistive 
programming of the transition timing delay over various output loads. 
The PSBCF's performance should also be compared to other fixed frequency resonant 
converters to see if the PSBCF is the best choice of converter for use in a 1WT radar 
application. 
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The following are additional results for the waveform capture and simulation results 
PSBCF converter with LDD and LCC auxiliary circuits on half load. 
A.1 LDD Auxiliary Circuit 
The various waveforms captures for the PSBCF with LDD auxiliary circuit on half 
load are as shown in Figures A.1, A.3, A.5 and A.7, along with their corresponding 
PSPICE simulation waveforms in Figures A.2, A.4, A.6 and A.8. 
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Figure A.1: Prototype PSBCF with LDD Auxiliary Circuit Transformer 
Waveforms (Half Load) 
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Figure A.2: PSPICE PSBCF with LDD Auxiliary Circuit Transformer 
Waveforms (Half Load) 
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Figure A.4: MICE LDD Auxiliary Inductor Waveforms (Half Load) 






Figure A.5: Prototype PSBCF with LDD Auxiliary Circuit MOSFET TB 
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Figure A.6: PSPICE PSBCF with LDD Auxiliary Circuit MOSFET TB 
Waveforms (Half Load) 
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Figure A.7: Prototype PSBCF with LDD Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 
Figure A.8: PSPICE PSBCF with LDD Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 
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A.2 LCC Auxiliary Circuit 
These are the waveforms for the LCC auxiliary circuit on half load The various 
waveforms captures for the PSBCF with LCC auxiliary circuit on half load are as 
shown in Figures A.9, A.11, A.13 and A.15, along with their corresponding MICE 
simulation waveforms in Figures A.10, A.12, A.14 and A.M. 
bA 
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Figure A.9: Prototype PSBCF with LCC Auxiliary Circuit Transformer 
Waveforms (Half Load) 
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Figure A.10: PSPICE PSBCF with LCC Auxiliary Circuit Transformer 
Waveforms (Half Load) 
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Figure A. 11: Prototype LCC Auxiliary Inductor Waveforms (Half Load) 
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Figure A.13: Prototype PSBCF with LCC Auxiliary Circuit MOSFET TB 
Waveforms (Half Load) 
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Figure A.14: PSPICE PSBCF with LCC Auxiliary Circuit MOSFET TB 












Figure A.15: Prototype PSBCF with LCC Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 
3.500 	3.5O1Or.s 	 3.5O2 	 3.503- 3.5040,.s 	 3.505 
-I(L1k2) 	• V(S4d) EM v V(Sg)- V() 
T1 
Figure A.16: PSPICE PSBCF with LCC Auxiliary Circuit MOSFET TD 
Waveforms (Half Load) 
Appendix B 
C,,, ss Value Derivation 
The following is the derivation of the estimated equivalent value of C., s5 CossEqujvaenj, 
at the appropriate VdS, which the phase shifted bridge MOSFETs are subjected to, 
from the C. ss values quoted in the MOSFET data sheet [80]. 
The output drain-source capacitance can be approximated by Cd S in Equation B.1, 
where n is a value between 	for most MOSFETs. 
J = L" 	 (B.1) oss 
VdS 
As most manufacturers measure the C 0 using a drain-source voltage, 	of 25 V. 
Voss = 25V 	 (B.2) 
From the basic definitions for energy and current (Equations B.3 to B.5) 
E=J(vxi)dt 	 (B.3) 
(B.4) 
dt 
F = f vdQ 	 (B.5) 
the energy requirements for the MOSFET output capacitances can be derived for a 
actual drain-source voltage of the converter, C(Vd s ). 
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C(Vds) = dVa 
	
(B.6) 
E(Vds ,n) = f Vd., Cd., Wds, n) dVd s 	 (B.7) 
E(Vd,n) - ' '- V 
j V
d1 S  ndV 	 (B.8) - oss oss 
c055 v 
E(Vd5,n) = 	oss 
2 	
ds 	 (B.9) 
—n 
Assuming that n = 1 for the MOSFET (Estimated value for Harris IRFR120). 
	
= (c055 )(v 55 )(v 5 ) 	 ( B.10) 
F = (Coss )(Vcss )(V s ) 	 (B.11) 
Therefore the equivalent output capacitance value of a single MOSFET,C oss E quiavaeut  
can be approximated by Equation B.12. 
4 
Coss E qu juvutent 	
3
Coss D ata S1- eet 	 (B.12) 
Appendix C 
PSBCF Average Model PSPICE Code 
The following is the MICE source code for the PSBCF switched inductor averaged 
model used. 
.subckt AvgPSB in common out peak d params: L=17.83u, fs=250k, nsnp4, Dmax=0.98 
* Note L is total inductance between legs of bridge 
* 	nsnp is secondary turns/primary turns ratio 
* fs is switching frequency which needs to be doubled 
* 	Dmax is maximum duty which is achievable by chip 
* 
* V(in,common) is Vin : un = ISecAvg*(Voutpri/Vin) 
* 
• V(out,common) is Vout : lout = ISecAvg/nsnp 
• NOTE! Voutpri is used instead of Vout for most calculations 
• V(9,O) is Voutpri 
* 
* V(peak,common) is peak currents seen in converter 
* 
* V(d,common) is duty used to calculate Dlimit 
* NOTE! Dlimit is used instead of D for most calculations 
* V(8,O) is Dlimit - Limit(O,Dmax) 
* 
* Averages current values for SECONDARY under BC, CCM, DCM, 
* separately and combined 
* 
* V(1O,O) is the IBC Average Secondary currents during 
* 	 boundary condition reflected back on primary. 
* V(20,O) ISecAvg 	= (IdcmSecNomLtd*IccmSecNomLtd)*IBC 
* V(30,O) IdcmSecNomLtd = (IdcmSecNom) Limit(0,1) O->1 
* V(40,O) IccmSecNomLtd = (IccmSecNom) Limit(1,lk) 1->1000 
* 
* Peak Current values in PRIMARY under BC, CCM and DCN, 
* separate and combined 
* 
* V(11O,O) is the IPeakBC Peak Primary currents during 
* 	 boundary condition 
* V(120,O) IPeak = (IdcmPeakNomLtd*IccmPeakNomLtd)*IPeakBC 
* V(130,O) IdcmPeakNomLtd = (IdcmPeakNom) Limit(0,1) O->1 
* V(140,0) IccmPeakNomLtd = (IccmPeakNom) Liniit(1,1k) 1->1000 
* 
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+{(0. 5*Ts/L) * (Vi-VO) * (VO/Vi) } 
* 
func FldcmSecNom(D,V1 ,V0) 
+{pwr ( (D*V1/V0) .2) } 
* 
func FlccmSecNom(D,V1 ,V0) 
+{ C (D* (V1**2) * (2-D) ) - (V0**2) ) I (2*V0* (Vi-VO) ) } 
* 
.func FIPeakBC(V1,V0) 





• func FIPeakCCMNom (D ,V1, VO) 
+{ ( (D*V1) +V0) / (2*V0) } 
* ** * * **** * * *** *** * * * * **** *** * ** * ** *** ** * *** * * * **** ** **** * ** * *** ** * * * * * ** ** ** * *** 
* Calculates un and lout 
* 
* un = ISecAvg*(Voutpri/Vin) 
Gun in common value={V(20,0)*(V(9,0)IV(in,common))} 
* 
* lout = ISecAvg/nsnp 
Glout common out value{V(20,0)Insnp} 
* 
* *** * * **** * *** *** * * * * ** ***** **** ** *** ** ** ** ** * *** * ** * * ******* * * * *** * *** * * **** * * * 
* Calculates V:Dlimit 
* 
* RD d common 1 
GDlimit 0 8 value{limit(V(d,comnion) ,0,Dmax)} 
RDlimit 8 0 1 
* 
* * *** ** *** *** * ******** * * * * ** * ** * ** * ** ** **** ** * ** ** *** * ***** ** ** * **** *** * * **** * ** 
* Calculates Vout reflected on primary 
* 
GVoutpri 0 9 value{V(out,common)Insnp} 
RVoutpri 9 0 1 
* 
***** ** * **** ** * ** * * ** ** **** ***** * *** * * *** * ** * *** * * *** * *** * * * *** ***** **** * ** *** ** 
* Calculates V:IBC 
* 
GIBC 0 10 value={FIBC(V(in,common) ,V(9,O))} 
RIBC 10 0 1 
* 
***** ** * * ***** * ** * * ** * * **** * **** ***** *** ** ** * * * *** *** * ** ** **** * * ** * * * * ** **** * *** 
* Calculates V:ISecAvg 
* 
GISecAvg 0 20 value={V(30,O)*V(40,0)*V(10,0)} 
'RISecAvg 20 0 1 
* 
* Calculates V:IdcmSecNomLtd 
* 
GldcnSecNomLtd 0 30 value{limit(FldcmSecNom( 
+V(in,comnion), 
+V(910))1011)1 
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RldcmSecNomLtd 30 0 1 
* 
******************************************************************************** 
* Calculates V:IccmSecNomLtd 
* 
GlccmSecNomLtd 0 40 value={liznit (FlccmSecNom ( 
+V(in,coinmon), 
+v(9,0)),1,1k)1 
RlccmSecNomLtd 40 0 1 
* 
* ******* ****** * * *** * *** **** * ** * * ** ** * **** **** **** * **** ** ** * ** * * * * * * * **** ***** *** 
• Ipeak is the peak primary current 
• IpeakBC is the Peak Primary Current at Boundary Condition 
• Again this is used to provide transition between CCM and DCN 
• IpeakDCM is the current rise in Lpri alter D*T0.5 
• IpeakCCM is the current rise in Lpri alter D1*T0.5 
* 
* Elpeak peak common value={2/V(8,0)*V(20,0)*(V(9,0)/V(in,common))} 
Elpeak peak common value{V(120,0)} 
* 
* **** ** *** ** * * *** * * *** * *** ** ******* ** ** * * *** * *** ** ** * * ***** * * ** * ** * * ** * * ***** *** 
* Calculates V:IPeakBC 
* 
GIPeakEC 0 110 value{FIPeakBC(V(in,cominon) ,V(9,0))} 
RIPeakBC 110 0 1 
* 
* *** * * **** * * ** * * *** ** ** * **** * ** * * * * * * * *** ** ** ** ** ***** * * *** *** * *** * * * ***** **** 
* Calculates V:IPeak 
* 
GIPeak 0 120 value{V(130,0)*V(140,0)*V(110,0)} 
RIPeak 120 0 1 
* 
******************************************************************************** 
* Calculates V:IdcmPeakNomLtd 
* 
GldcmPeakNomLtd 0 130 value{limit(FIPeakDCMNom( 
+V(in,common), 
+V(9,0)),0,1)1 
RldcmPeakNomLtd 130 0 1 
* 
******************************************************************************** 
* Calculates V:IccmPeakNomLtd 
* 
GlccmPeakNomLtd 0 140 value{limit(FIPeakCCMN0m( 
+V(in,coinmon), 
+V(9,0)),1,lk)} 
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PHASE SHIFTED FULL BRIDGE CONVERTER FOR HIGH VOLTAGE APPLICATIONS 
C.K.R.M. Loh, D.E. Macpherson and F. Fisher(2)  
(1) University of Edinburgh, UK (2) BAE Systems, UK 
ABSTRACT 
This paper examines the use of a modified phase shifted soft switching full bridge converter in high voltage 
applications. A conventional current-fed bridge presently in use is described. The general operation of the phase 
shifted bridge and its detailed switching cycle is analysed. SPICE simulation results for both the current-fed bridge and 
the phase shifted bridge under normal and short circuit operation are presented. A comparison between the two 
converters is made and conclusions drawn from the findings. 
INTRODUCTION 
High Voltage (HV) Switch Mode Power Supplies 
(SMPS) are used regularly in everyday life. They can 
be found in television sets, computer monitors, X-ray 
machines, radar power supplies and more. As these 
converters are required to step the input voltage up to 
much higher voltages, the transformer needs to have 
adequate and proper insulation between its primary and 
secondary windings. This results in a transformer with 
less than ideal coupling between its windings which 
can be modelled as a parasitic leakage inductance. 
Leakage inductance has the undesired effects of 
causing duty loss in many converters and resonating 
with parasitic capacitances resulting in ringing on the 
voltage and current waveforms. To limit this, the 
secondary windings can be separated into several 
sections of intermediate voltages, each having their 
own output rectifiers charging a capacitor ladder up to 
the require output voltage. High voltage output 
inductors tend to be bulky and expensive due to the 
same high voltage considerations, therefore, it is 
preferable to use a capacitive output filter. 
Typical requirements for a Travelling-Wave-Tube 
(TWF) RADAR system power supply onboard an 
aircraft are shown below. 
Airborne TWT RADAR Power Supply 
Requirements 
Input voltage: 	330V rectified DC 
Output voltage: 10kV, 25kV 
TWTs are also prone to arcing. This appears as an 
output short circuit, lasting for approximately lOms. 
Current-fed power supplies are used to slow current 
rise during arcing. 
This paper describes a Current-Fed Full Bridge (CFB) 
topology currently used as a high voltage power supply 
and introduces a new Phase Shifted Full Bridge (PSB) 
converter based on the conventional Phase Shifted (PS) 
Zero-Voltage-Transition 	(ZVT) 	Pulse-Width- 
Modulation (PWM) Full-Bridge (FB) converter. The 
new PSB converter has the conventional PSB's 
advantage of soft switching while being immune to 
short circuits. 
An analysis of a switching cycle of the new PSB is 
provided, and results from SPICE simulations are 
included in a later section. The merits and 
shortcomings of this particular circuit are presented and 
conclusions drawn from it. 
CURRENT-FED BRIDGE CONVERTER 
A CFB converter (Figure 1) is currently used as the 
supply for the TWT RADAR high voltage 
requirements. It consists of a conventional hard 
switched FB converter running at near unity duty ratio 
at a frequency, Freq, of 80kHz. Snubbers around each 
MOSFET are required to limit resonance between 
parasitic inductances and the output capacitance of the 
MOSFET itself. In common with all hard switched 
converters this topology exhibits a switching loss 
which is proportional to switching frequency. This 
limits the maximum frequency at which this bridge can 
be operated. During an arc, the circuit's impedance 
determines the maximum current ratings for 
components on the transformer primary. Thus, a large 
input choke, is placed between the full bridge 
converter and TPWM, to slow down and limit the 
Figure 1 CFB Converter Circuit Diagram 




The output voltage is controlled by pulse width 
modulation of the series MOSFET TPWM Gate drive 
VGPWM (Figure 2). Diodes Dl and D2 are required 
for current to freewheel during periods when either 
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Figure 2 CFB Operation Waveforms 
PHASE SHIFTED BRIDGE CONVERTER 
The PS-ZVT-PWM-FB converter is a topology of 
choice amongst high power SMPS designers [1]. 
Leakage inductance is used to provide soft switching of 
the four MOSFETs. The need for snubbers is 
eliminated, and the MOSFETs' internal body diode 
replaces the traditional anti-parallel diodes. The new 
PSB converter (Figure 3) is primarily the same as the 
conventional PS-ZVT-PWM-FB converter. The new 
PSB operates in a discontinuous current conduction 
mode (DCM) (Figure 4) as opposed to the conventional 
PSB, which operates in a continuous current 
conduction mode (CCM). It uses a larger primary 
inductance L, consisting of leakage inductance, I, 
and a supplementary inductor, L. L,,,, not only drives 
the Zero-Voltage-Transition around the primary 
MOSFETs, it is also used to slow the rate of rise of 
primary current, I i,,,, during an arc. This together with 
the way the converter is operated, ensures that the 
converter does not fail during an arc. 
Assumptions for Mathematical Analysis 
MOSFETs and diodes are treated as ideal with no 
forward voltage drop and on-state resistance. 
Equivalent fixed value capacitors C AB and CcD model 
the variable parasitic MOSFET drain-source 
capacitances, CDs, for the left and right legs of the full 
bridge respectively. 
The output capacitive filter is assumed to be ideal and 
can be modelled as a constant voltage source V,,.,,' 




Operating waveforms for the converter are as shown in 
Figure 4. All four MOSFETs operate at near 50% 
duty. PWM is achieved by phase shifting the 
MOSFET gate drive waveforms of the left and right 
leg. This controls the overlap between diagonally 
opposite MOSFETs and determines the active period. 
A delay time is inserted between the on-duration of 
each MOSFET on the same leg to prevent cross 
conduction. Zero Voltage Switching (ZVS) of 
MOSFETS TC and TD is achieved by proper setting of 
the delay time between their gate drives [1]. Due to the 
large inductance within the bridge, the converter is 
operated in discontinuous mode to avoid duty loss, 
while providing Zero Current Switching (ZCS) for TA 
and TB. 
The operation of the new PSB can be broken up into 
sub-periods as shown in Figures 4 and 5. Operation in 
t4-t8 is symmetrical with the first half of the switching 
period, t0-t4, thus operation of the PSB during each sub-
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Figure 3 PSB Converter Circuit Diagram 	 Figure 4 PSB Operation Waveforms 
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l: (Active power transfer sub-period) 
TA & TD are both switched on; inductor current l v,, 
rises linearly with Equation 2 
I(t) = I,,,,,, 	- t,,,,) 	 (2) Lpi 
under the following initial conditions as shown in 
Figure 5a. 
'Le,,, =J, -O 	 (3) 
VLVI,-V,' 	 (4) 
At the end of this sub-period, the current would have 
risen to its peak of 
V. -V' 2-D 
'pk —J 	 O 
LpriFreq 	
(5) 
ITA 	l,. TD 0 v] 
v-L  
(a) 4,: Active power transfer sub-period 
Ve 
	
TA i,., ID 	C.0 
vm 	
F 
(b) t,.t: Resonant ZVT sub-period 
ITA I,.,____ 	 Tfl 4 . 
(C) t-t,: Passive freewheeling cub-period 
A '1JC L  mJL 
TA , 
	v 
(d) 13-f,: Resonant ZVT sub-period 
Figure 5 Simplified Equivalent Circuit Diagrams 
for (a) t041, (b) t142, (c) t243 and (d) t344  sub-periods 
h-t?: (Active - Passive resonant transition sub-period) 
TD is switched off; current in the inductor and 
transformer charges C cD to raise drain-source voltage 
of TD to Vrn, thus preparing TC for ZVS. Equations 
for the simplified resonant voltage source, inductor and 
capacitor circuit shown in Figure Sb are provided in 
[2]. 
The duration of delay between TD switching off and 
TC switching on is set to enable the equivalent 
capacitor Ccu to fully charge and clamp to V i. for ZVS 
turn on of TC. When Ccu has clamped to V m, currents 
continue to flow through TC's inherent anti-parallel 
diode and freewheel around the top half of the bridge 
before TC switches on. When this happens the 
converter is ready to proceed to sub-period t243. 
±: (Passive freewheeling sub-period) 
Figure 4 shows that current I i,,, falls linearly in the 
primary of the transformer while freewheeling through 
TA and TC during t2-t3 . The inductor current equation 
for this is obtained by substituting the conditions 
shown in Figure 5c into Equation 2 where: 
VL - - V_' 	 (6) 
'a 	 (7) 
b-t4 (Passive - Active resonant transition sub-period) 
TA turns off, any residual current in the inductor and 
transformer will discharge the equivalent C AB  lowering 
the drain-source voltage of TB down to zero for 
lossless switching. However, if the current has already 
fallen to zero, then TB will switch on under ZCS. 
During this sub-period, the simplified circuit in Figure 
5d looks similar to Figure Sb. However, 1 3 is much 
smaller than t j and the source voltage is negative. Soft 
switching under ZCS is therefore much easier than 
ZVS, which requires a larger current I, resulting in 
operation under CCM giving rise to duty loss. 
Therefore the delay time between the gate drives of TA 
and TB, need only be set to a minimum to avoid cross-
conduction. 
SPICE SIMULATION OF BOTH CIRCUITS 
The two circuits described were simulated using 
ORCAD PSPICE with the following conditions: 
Output voltage: 	2.5kv 
Input voltage: 330 VDC 
RlOSd: 7352f. 





During normal operation of the current-fed bridge 
converter, ringing caused by leakage inductance can be 
clearly seen on the primary winding waveforms of the 
transformer (Figure 6). All five MOSFETS 
undergoing hard switching can also be observed. 
The voltage, current waveforms and sub-period 
information for a period of operation of the PSB 
converter is shown in Figure 7. ZVS can be observed 













OVI 	 I 
	
2.0000ms 	 2.0040ms 	Time 
A TB & TC Active Sub Period 
o TA & TD Active Sub Period 
+ TRNM Active Sub Period 
Figure 6 CFB PSPICE Simulation Waveforms 
on V,,j waveform where it has gently fallen to zero 
under resonance just before TC and TD are switched 
on to initiate the passive sub-period. ZCS can also be 
observed on the I i,,, waveform where its value is zero 
when TA and TB are switched on before the active 
sub-periods. Voltage and current waveforms on the 
transformer are free of the ringing caused by leakage 








2.000ms 	 2.002ms 	2.004ms 
o TB & TC Active Sub-Period Time 
TA & TD Active Sub-Period 
V TA & TC Passive Sub-Period 
A TB & TD Passive Sub-Period 
Figure 7 PSB PSPICE Simulation Waveforms 
Simulation of an Output Arc 
The arcing condition is modelled as a switch with an 
on-state resistance of 1001 short-circuiting, the output 
at t=2.5ms. This has the effect of causing the output 
capacitive filter to dump its charge into the corona 
discharge. In a conventional voltage-fed converter 
using a voltage mode feedback loop, the collapse of the 
output voltage causes the duty to further increase, 
hence feeding the discharge and destroying the primary 
MOSFET5 with huge currents. Therefore, current 
mode feedback control is used in addition for such arc 
prone converters. 
As current mode control requires time to react to load 
changes, the converters are simulated in open loop so 
that the behaviour of the converter can be observed 
when a corona discharge has occurred and duty has 
remained constant 
Figure 8 shows that when the CFB converter output 
short-circuits, the voltage waveform on the primary 
collapses too, except for spikes caused by leakage 
inductance. The current in the transformer primary 
continues to rise slowly, and may only be detected by 
the feedback circuit after a few cycles, during which it 
would have been feeding the discharge, potentially 
damaging the TWT RADAR. 
N.. i.LllI1 
M MEN 
2.50ms 	2.52ms 	2.54ms 
D JPJ 	 Time 
Figure 8 CFB Converter Short Circuit Waveforms 
On the other hand, it can be seen from Figure 9, that 
the new PSB converter can detect the arc in one cycle 
of its operation. The peak current in the transformer 
primary is determines by the primary inductance, 




As the inductance is located between the legs of the 
bridge, the peak currents are limited and forced to 
change polarity at each cycle, thus protecting the 
MOSFETs. 
COMPARISON AND COMMENTS 
When compared to the current-fed bridge, the new 
phase shifted bridge has the following advantages: 
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Figure 9 PSB Converter Short Circuit Waveforms 
• Reduction in component count (snubbers, 
freewheeling diodes, TPWM removed). 
• Large L hk, is replaced by smaller L,  which 
fully utilises the high leakage inductance 
inherently present in high voltage 
transformers. 
• All MOSFETs are soft switched. 
	
• PSB waveforms have lower 	and 	thus 
dt 	dt 
the converter should emit less electromagnetic 
interference. 
• Current rise caused by short circuits can be 
detected in the first cycle enabling the 
converter to shut down quickly. 
• Higher efficiency and thus reduced cooling 
requirements. 
However, there are certain trade-offs when using the 
new PSB converter: 
• MOSFETs have to be rated for higher 
currents. 
• Inductor losses will be higher due to DCM 
operation 
• Component values have to be calculated 
carefully for correct operation and short 
circuit protection. 
• Input voltage operation range, transformer 
turns ratio and converter output power 
requirements have to be balanced. As Figure 
10 shows, the PSB output power is limited by 
the variables mentioned. 
CONCLUSIONS 
This paper has presented a current-fed full bridge 
currently used as an HV SMPS. A new phase shifted 
bridge converter, based on the conventional PS-ZVT- 
Figure 10 Graph of Output Power Against Turns 
Ratio at Various Input Voltage Levels 
PWM-FB converter, was introduced and shown to be 
particularly suited for use as a RV SMPS due to its 
efficient use of parasitics and immunity to an output 
arc. The next stage is to built a prototype, test and 
verify its capabilities. The energy reclaimed by using 
soft switching has to be also evaluated against higher 
conduction losses, transformer and inductor hysteresis 
losses. 
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Abstract 
In high voltage (HV) applications, it is attractive to dispense 
with the expensive output inductor and operate with a purely 
capacitive filter. This paper shows that the HV Phase Shifted 
Bridge with capacitive filter (PSBCF) converter can lose soft 
switching in two MOSFETs. This can result in a lower 
efficiency and a limitation of operation to the lower switching 
frequencies. The LDD auxiliary circuit developed for the 
standard PS-PWM-ZVS-FB converter is adapted to assist the 
HV PSBCF with ZVS. The operation of the auxiliary circuit 
is explained and its performance examined 
1 Introduction 
High voltage switch mode power supplies (SMPS) used in 
airborne travelling wave tube radar applications require very 
high efficiency and low EM! emissions, and are prone to 
suffer from problems with load arcing. Resonant converters 
have been used to improve efficiency, but to reduce and filter 
coupled noise the power supply should be synchronised to the 
radar pulses, thus variable frequency controlled resonant 
converters are not ideal. A common solution is to use a 
current fed bridge converter (CFB) [I], consisting of a Full 
Bridge (FB) converter running at a constant near maximum 
duty with a front-end buck converter controlling the dc 
current, and with a simple capacitive output filter. The front-
end buck uses a large choke to provide current smoothing 
and, importantly, to slow current rise in event of an arc 
occurring in the TWT radar. In an arc, surge arresters are 
triggered to protect the radar by diverting all energy away into 
the surge arrester; the output thus effectively resembles a 
short circuit. Without a large choke, currents will quickly rise 
to beyond the switches current carrying ability if the control 
circuitry is unable to detect and respond in time. The large 
choke considerably increases the converter weight and also 
stores large amounts of energy that can prolong the arc by 
feeding into it. 
2 High Voltage Phase Shifted Bridge Converter 
The HV PSBCF described in [1] is particularly useful for this 
application. This has been developed from the standard Phase 
Shifted (PS) Pulse Width Modulation (PWM) Zero Voltage 
Switching (ZVS) FB Converter [4] using multiple secondary 
rectifier sections to stack the output voltage but without an 
output inductor. Instead, it uses a much smaller inductance 
located in series with the transformer, incorporating the large 
leakage inductance already present in the transformer 
(unavoidable in high voltage transformers) that would 
otherwise degrade converter performance. Even the 
conventional PS-PWM-ZVS-FB converter would suffer from 
excessive duty loss due to the large value of leakage 
inductance, although it already utilises it to assist with soft-
switching. In addition, the PSBCF, eliminates the need for an 
output filter inductor, which is physically large, heavy and 
expensive. Being a PWM converter it can be easily 
synchronised to the radar. 
PAI,g 	 APk 	 ____ 
V. 
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Figure 1: Schematic and Waveforms for the HV PSBCF 
The PSBCF operates in discontinuous current mode (DCM), 
thus the active-passive (AP) leg of the bridge should turn on 
with ZVS and the passive-active (PA) leg with ZCS. In 
practice the PA leg rarely achieves any form of soft switching 
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windings and reverse recovery of the secondary rectifier 
diodes. Charges stored in these parasitic capacitances 
resonate with the primary inductance after current in the 
primary has dropped to zero (Figure 2). Depending on the 
natural frequency of the resonating components, the direction 
of current flow in I,, affects whether soft switching is 
achieved. 
2.1 Detailed Operation (Figure 1) 
'S 
I- I- 
Active interval (.t1) 
During the active interval, power is transferred to the 
secondary when TA and TD are both switched on. The 
current level through I,. increases linearly as it is charged by 
the input voltage less the reflected output voltage, V 0,-V 
Active-Passive transition interval (t i -t2) 
At t1, TD is switched off and the summed MOSFET output 
capacitance of the AP leg, Cco, resonates with l, to bring 
Vs to zero allowing it to undergo zero voltage switching 
turn-on at t2. 
Passive interval (trt3) 
From t2, the current circulates in the output through both the 
secondary and primary of the transformer during this passive 
interval. iLo is falling as it is flowing against the reflected 
output voltage held up by the output capacitors. 
Passive-Active interval (t3-t4) 
At t3, after TA turns off, if there is any energy left in the 
inductor, it will resonate with the summed output capacitance 
of the PA leg, C. If the energy level is sufficient (Equation 
1), TB would be able to turn-on with ZVS, otherwise, TB 
would turn on with partial soft-switching, which would 





>.0 Vi. 2 
	 (1) 
However, in experiments, when the converter was operating 
below the critical duty for boundary condition, i 1,,, continued 
to flow in the opposite direction after having fallen to zero 
before the next MOSFET turns on. In Figure 2a, io continues 
to flow through the body diode of TA, after TA turns off, and 
when TB turns on, it has to undergo hard switching. It is also 
possible for TB to undergo soft-switching (Figure 2b) if the 
resonance interval, is greater than half the natural 
resonant period of the parasitic resonant network, thus 
bringing i 1,,, positive again. 
The hard-switching during turn-on for the PA leg MOSFEFs, 
charge dumping and reverse recovery losses for the poorly 
performing body diode all contribute to the increased 
switching losses on the PA leg. 
(•) 	 (b) 
Figure 2: Loss of Soft Switching Due to Resonance in 
Transformer Parasitics 
PA kg 	 .?ig 	I 
T. I1 





Figure 3: Schematic and Waveforms for the HV PSBCF with 
LDD Auxiliary Circuit 
3 LDD Auxiliary Circuit 
To improve the efficiency, the inductor-dual diode (LDD) 
auxiliary circuit is adapted from the conventional PS-PWM-
ZVS-FB converter for use in the PSBCF. The LDD auxiliary 
circuit was first examined for use with a LC filtered PSB 
converter in [2]. An inductor is added in series with the 
primary inductor next to the PA leg. The inductor, L, is 
used to provide the energy required for ZVS of the PA leg, 
and the diodes are used to allow the current in L a to flow 
after current in L,,,1j has fallen to zero. In the conventional 
PSB, the LDD auxiliary circuit was later attached to the AP 
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leg instead and used the transformer's magnetising currents to 
aid soft switching in addition to the auxiliary circuit [3]. 
However, this result in a higher magnetising current that will 
contribute to the current stress during an output short circuit. 
Thus, only the LDD auxiliary circuit attached to the PA leg is 
considered here. As the circuit operates in discontinuous 
conduction mode (DCM) with a capacitive filter compared to 
the conventional continuous conduction mode (CCM) with an 
LC filter, the LDD auxiliary circuit behaves differently than 
when in the conventional PSB. 
3.1 Detailed Operation (Figure 3) 
Recovery interval (t0-t 1 ) 
At to in Figure 3, ZVS has been achieved for TA. TA is now 
switched on and due to the change in polarity of voltage 
across L- s the current through L, i 1.,,,, starts to change 
direction. The gradient of the current change can be 




The current continues to rise until it reaches 	ILpri(II) I s 
determined by the I Rm value of the auxiliary diode, D2, 
which was previously conducting. During this interval i 1 
has to go to zero before Da ux2 can begin to recover and V 0, 
only appears across the transformer at ti when D2 reaches 
its peak recovery current value. This is shown in voltage and 
current waveforms of a diode undergoing reverse recovery in 
Figure 4. This results in a loss of duty for the converter and 
the duty loss can be expressed as in Equations 3 and 4. 
-di 
1 	
t ) 	, 
t V 	II-Vi. 	t 
Figure 4: Prototype waveforms for PSBCF without auxiliary 
circuit at half load 




t i — to - '
Losx(IO) + 
t o 	 (4) 
dilms 
dt  
The ratio of tb to t. S, is also known as the 'softness' factor. 
As dildt is determined by the inductor, the peak recovery 
value depends on the softness factor and reverse recovery 
charges of the diode. Thus, it is better to select a soft diode 
with low recovery charges to minimise the duty loss and keep 
circulating currents to a minimum. 
First active interval (t1 -t1 ) 
During this interval, current in L n is being charged up after 
D2 has recovered. During this time, s(,,) continues to 
circulate around TA, L and D1. As the current builds up 
in L,,,, it approaches ,,(i i) which occurs at t1 0 . 
Second active interval (t1 - t2) 
At t1 0, the current flowing in Dau i has dropped to zero and 
the currents now flow through TA, L5, Li,,, and TD, 
satisfying i i,,, = tLtl). Current in Li,, i now rises at a rate 
determined by the summed primary and auxiliary inductance 
value (Equation 5). 
d != (Vi. -V1) (5) 
dt 	(L+L,) 
Active-Passive transition interval 02- t) 
The AP transition interval is again similar to that of the 
PSBCF without any auxiliary circuit, with the exception that 
the resonant inductor value of L, 0 should be replaced with 
L, + L,,,. IC should be able to switch on with ZVS due to 
the high levels of current flowing through the summed 
resonant inductance by t2 5. 
Passive interval (t,42b) 
During the passive interval, the currents in the two inductors 
are free to take their own values again. i i,,, ramps down as 
with the PSBCF without auxiliaries while i 0 circulates 
around TA, L5 and Dauxi. 
Passive-Active transition interval (t2b-t2) 
During this interval, the summed MOSFET output 
capacitance of the PA leg, C, resonates with L, 5. As the 
current in L,, has now fallen below that of Loss, the current 
flow is now separated again. 
The overall effective duty of the converter is reduced due to 
the reverse recovery of the auxiliary diodes with Loss limiting 
di 5Idt. Therefore using fast recovery 'soft' diodes with low 
recovery charge helps reduce duty loss. A PSBCF converter 
can be simply modified by inserting the additional required 
components to an existing PSBCF design. A minimum value 
of L should be used to avoid disrupting the converter 
circuit's operation. If the duty loss caused by the auxiliary is 
unacceptable, it can be compensated for by reducing the value 
of L, by an appropriate amount such that the overall power 
capability of the converter remains the same. 
Prototype converter specifications 
Power 850W 
Switching Frequency 250kHz 
Input voltage (Vi.) 370V 
Output Voltage (V 1) 1kV 
Turns ratio (Secondary/Primary) 4 
I-Pd l8uH 
L,. 8uH 
To compare the circuits a HV PSBCF converter with the 
specifications listed in Table 1 was built and simulated in 
PSPLCE and compared with one utilising the LDD auxiliary 
circuit 
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As the energy stored within L.. is determined by the peak 
current in L (which is iQ)), a minimum load specification 
is required for the converter so as to allow the value of L,,, to 
be determined for enough energy to be stored in L to 
overcome the energy stored in C (Equation 6) for ZVS to 
occur. 
1 	. 	2 
—L1,,() 	 (6) 
If the minimum value of inductance is used, duty loss is 
reduced and more power is obtained from the converter. The 
maximum amount of inductance is determined by the reverse 
recovery characteristics of the diode, which in turn 
determines the duty loss. 
4 Circuit for comparison 
Figure 5: Prototype waveforms for PSBCF without auxiliary 
circuit at half load 
Table 1: Specifications for PSBCF prototype 
5 Results 
Figure 5 shows the prototype waveform captures for the 
PSBCF without auxiliary circuit running at half load (425W). 
The transformer parasitic resonance can be seen on the i1,,, 
waveform when vpi has fallen to zero and i i,,, changes its 
direction. This also appears on the midpoint of the AP leg, 
V, as either a spike before it rises to V, or a dip before it 
falls to zero. The loss of soft-switching can also be observed 
in Figure 6, where vDs) can be seen to be falling only after 
VGs(Th) is turned on. As explained in the previous section, this 
is due to i i,,, flowing in the wrong direction through the body 
diode of TA instead of TB. Due to the partial loss of soft 
switching in the PSBCF, high frequency operation at full load 
could not be achieved. 
By utilising the LDD auxiliary circuit, the main converter 
waveforms remain largely unchanged as shown in Figure 7. 
However, when TB is observed closely in Figure 8, it can be 
seen that vDS(TB) is at zero volts when vcsçm) is turned on, thus 
achieving ZVS for the PA leg. The current flowing through 
the PA leg is kept positive by the LDD auxiliary circuit which 
prevents the body diode of TA from conducting. 
Figure 6: Prototype MOSFET TB for PSBCF without 
auxiliary circuit hard-switching waveforms 
Figure 7: Prototype waveforms for PSB with LDD Auxiliary 
at half load 
The MICE simulation waveform in Figure 9 shows the 
converter being subjected to a Ims short circuit (represented 
by a switch with an 'on' resistance of lohm) directly applied 
across the high voltage output of the converter. It can be seen 
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the high voltage secondary rectifiers with a fuse and 
switching the converter input supply on. 
Power Efficiency 
Load 850W 
PSBCF (No Auxiliary) 88% 
PSBCF(LDD Auxiliary) 91% 
Table 2: Full load efficiencies for the various PSBCF 
converters 
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Figure 11: Actual prototype PSBCF with LDD auxiliary 
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	 circuit short circuit waveforms 
Figure 8: Prototype MOSFET TB for PSBCF with LDD 
auxiliary circuit hard-switching waveforms 
Figure 9: PSBCF with LDD auxiliary circuit short circuit 
simulation waveforms 
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Figure 10: Current Fed Bridge short circuit simulation 
waveforms 
that at no point during the short circuit simulation does the 
currents in L,,,, Lwx or input exceed the predetermined value 
set when designing the PSBCF converter. Figure 10 shows 
that when the same short circuit is applied to the current fed 
bridge currently in used, the DC choke currents and converter 
input currents continue to rise unless otherwise limited either 
by parasitic resistances in the circuit or when the over current 
is sensed and converter shut down. Figure II shows the 
prototype PSBCF converter with auxiliary circuit undergoing 
a short circuit in steady state. This is achieved by replacing 
Table 2 shows the full load efficiencies for the PSBCF 
converter with and without the LDD auxiliary circuits. The 
efficiency readings for the PSBCF without auxiliary circuit 
are obtained from loss estimates using PSPICE simulations. 
Although these estimates show that the overall efficiencies do 
not vary by much between the two converters, a detailed 
analysis of the switching losses show that the PA leg 
MOSFETs suffer from an overall 55W switching loss 
compared to the AP leg which has only 7W switching losses. 
MOSFETs on either leg of the PSBCF with LDD auxiliary 
circuit also only suffer from switching losses of 
approximately 7W to 8W. The actual efficiency of the 
PSBCF converter with LDD auxiliary is 90.8%. 
5.1 Advantages and disadvantages of the LDD auxiliary 
circuit 
Using the LDD auxiliary circuit enables the PSBCF converter 
to operate with ZVS on all MOSFETs, which it was unable to 
do previously due to the DCM operation. The efficiency and 
operation of the converter is much easier to predict as the PA 
leg MOSFETs now switch with ZVS over a predetermined 
load range whereas previously it depended on the resonant 
frequency of the transformer parasitics and output load. 
There is also an increase in efficiency of 3% (approximately 
32W) 
APPENDIX D. PUBLICATIONS 
The additional L located in between the PA and AP legs 
mean that during a short circuit, the peak short circuit currents 
are lower than when operating with just L., alone. 
Unfortunately, this added protection comes at a price and duty 
is lost due to the reverse recovery of the auxiliary diodes and 
additional impedance during the active interval. This can be 
compensated for by lowering the value of L to increase the 
overall output power of the converter. Overall, the Converter 
will still experience lower short circuit peak currents while 
being able to provide the required output power. 
6 Conclusions 
The paper has presented a means of improving the high 
voltage PSBCF converter by adapting the LDD auxiliary for 
it. The original PSBCF converter suffered from a loss of soft-
switching on the PA leg due to transformer parasitics, and the 
use of the LDD auxiliary circuit ensures that ZVS is achieved 
on that leg. As a result, efficiency and reliability is improved 
and in addition, the inherent short circuit protection is 
improved too. The PSBCF topology with LDD auxiliary 
circuit is now a viable converter topology for use in a high 
voltage application. 
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